Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W982516BH75I Datasheet(PDF) 5 Page - Winbond

Part # W982516BH75I
Description  4M X 4 BANKS X 16 BIT SDRAM
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W982516BH75I Datasheet(HTML) 5 Page - Winbond

  W982516BH75I Datasheet HTML 1Page - Winbond W982516BH75I Datasheet HTML 2Page - Winbond W982516BH75I Datasheet HTML 3Page - Winbond W982516BH75I Datasheet HTML 4Page - Winbond W982516BH75I Datasheet HTML 5Page - Winbond W982516BH75I Datasheet HTML 6Page - Winbond W982516BH75I Datasheet HTML 7Page - Winbond W982516BH75I Datasheet HTML 8Page - Winbond W982516BH75I Datasheet HTML 9Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 43 page
background image
W982516BH
Publication Release Date: December 13, 2001
- 5 -
Revision A2
5. PIN DESCRIPTION
PIN NO.
PIN NAME
FUNCTION
DESCRIPTION
23
− 26, 22,
29
− 36
A0
− A12
Address
Multiplexed pins for row and column address.
Row address: A0
− A12. Column address: A0 − A8.
20, 21
BS0, BS1
Bank Select
Select bank to activate during row address latch
time, or bank to read/write during address latch time.
2, 4, 5, 7, 8, 10,
11, 13, 42, 44,
45, 47, 48, 50,
51, 53
DQ0
− DQ16
Data
Input/Output
Multiplexed pins for data output and input.
19
CS
Chip Select
Disable or enable the command decoder. When
command decoder is disabled, new command is
ignored and previous operation continues.
18
RAS
Row Address
Strobe
Command input. When sampled at the rising edge
of the clock, RAS , CAS and WE define the
operation to be executed.
17
CAS
Column Address
Strobe
Referred to RAS
16
WE
Write Enable
Referred to RAS
15, 39
LDQM,
UDQM
Input/Output
Mask
The output buffer is placed at Hi-Z (with latency of
2) when DQM is sampled high in read cycle. In
write cycle, sampling DQM high will block the write
operation with zero latency.
38
CLK
Clock Inputs
System clock used to sample inputs on the rising
edge of clock.
37
CKE
Clock Enable
CKE controls the clock activation and deactivation.
When CKE is low, Power-down mode, Suspend
mode, or Self Refresh mode is entered.
1, 14, 27
VCC
Power (+3.3V)
Power for input buffers and logic circuit inside
DRAM.
28, 41, 54
VSS
Ground
Ground for input buffers and logic circuit inside
DRAM.
3, 9, 43, 49
VCCQ
Power (+3.3V)
for I/O Buffer
Separated power from VCC, to improve DQ noise
immunity.
6, 12, 46, 52
VSSQ
Ground
for I/O Buffer
Separated ground from VSS, to improve DQ noise
immunity.
40
NC
No Connection
No connection


Similar Part No. - W982516BH75I

ManufacturerPart #DatasheetDescription
logo
Winbond
W982516AH WINBOND-W982516AH Datasheet
1Mb / 41P
   4M x 4 BANKS x 16BIT SDRAM
W982516AH-7 WINBOND-W982516AH-7 Datasheet
1Mb / 41P
   4M x 4 BANKS x 16BIT SDRAM
W982516AH-75 WINBOND-W982516AH-75 Datasheet
1Mb / 41P
   4M x 4 BANKS x 16BIT SDRAM
W982516AH-8H WINBOND-W982516AH-8H Datasheet
1Mb / 41P
   4M x 4 BANKS x 16BIT SDRAM
W982516AH75L WINBOND-W982516AH75L Datasheet
1Mb / 41P
   4M x 4 BANKS x 16BIT SDRAM
More results

Similar Description - W982516BH75I

ManufacturerPart #DatasheetDescription
logo
Winbond
W942516AH WINBOND-W942516AH Datasheet
286Kb / 26P
   4M x 4 BANKS x 16 BIT DDR SDRAM
W9725G6KB25I-TR WINBOND-W9725G6KB25I-TR Datasheet
1Mb / 87P
   4M X 4 BANKS X 16 BIT DDR2 SDRAM
W942516CH WINBOND-W942516CH Datasheet
2Mb / 47P
   4M X 4 BANKS X 16 BIT DDR SDRAM
logo
Elite Semiconductor Mem...
M14D2561616A ESMT-M14D2561616A Datasheet
979Kb / 59P
   4M x 16 Bit x 4 Banks DDR II SDRAM
logo
Winbond
W981208BH WINBOND-W981208BH Datasheet
1Mb / 41P
   4M x 4 BANKS x 8 BIT SDRAM
W981208AH WINBOND-W981208AH Datasheet
2Mb / 44P
   4M x 8 bit x 4 Banks SDRAM
logo
Elite Semiconductor Mem...
M15F5121632A ESMT-M15F5121632A Datasheet
6Mb / 160P
   4M x 16 Bit x 8 Banks DDR3 SDRAM
M13S2561616A ESMT-M13S2561616A Datasheet
1Mb / 48P
   4M x 16 Bit x 4 Banks Double Data Rate SDRAM
M13S2561616A ESMT-M13S2561616A_09 Datasheet
1Mb / 49P
   4M x 16 Bit x 4 Banks Double Data Rate SDRAM
M13S2561616A ESMT-M13S2561616A_1 Datasheet
1Mb / 49P
   4M x 16 Bit x 4 Banks Double Data Rate SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com