Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

723631L15PFG8 Datasheet(PDF) 9 Page - Integrated Device Technology

Part # 723631L15PFG8
Description  CMOS SyncFIFO
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

723631L15PFG8 Datasheet(HTML) 9 Page - Integrated Device Technology

Back Button 723631L15PFG8 Datasheet HTML 5Page - Integrated Device Technology 723631L15PFG8 Datasheet HTML 6Page - Integrated Device Technology 723631L15PFG8 Datasheet HTML 7Page - Integrated Device Technology 723631L15PFG8 Datasheet HTML 8Page - Integrated Device Technology 723631L15PFG8 Datasheet HTML 9Page - Integrated Device Technology 723631L15PFG8 Datasheet HTML 10Page - Integrated Device Technology 723631L15PFG8 Datasheet HTML 11Page - Integrated Device Technology 723631L15PFG8 Datasheet HTML 12Page - Integrated Device Technology 723631L15PFG8 Datasheet HTML 13Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT723631/723641/723651 CMOS SyncFIFO™
512 x 36, 1,024 x 36 and 2,048 x 36
9
when CLKA and CLKB operate asynchronously to one another. OR and
AE are synchronized to CLKB. IR and AF are synchronized to CLKA.
Table 4 shows the relationship of each flag to the number of words stored
in memory.
OUTPUT READY FLAG (OR)
The Output Ready flag of a FIFO is synchronized to the port Clock that
reads data from its array (CLKB). When the OR flag is HIGH, new data is
present in the FIFO output register. When the OR flag is LOW, the previ-
ous data word is present in the FIFO output register and attempted FIFO
reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to
its output register. The state machine that controls an OR flag monitors a
write-pointer and read-pointer comparator that indicates when the FIFO
SRAM status is empty, empty+1, or empty+2. From the time a word is
written to a FIFO, it can be shifted to the FIFO output register in a minimum
of three cycles of CLKB. Therefore, an OR flag is LOW if a word in
memory is the next data to be sent to the FIFO output register and three
CLKB cycles have not elapsed since the time the word was written. The
OR flag of the FIFO remains LOW until the third LOW-to-HIGH transition of
CLKB occurs, simultaneously forcing the OR flag HIGH and shifting the
word to the FIFO output register.
A LOW-to-HIGH transition on CLKB begins the first synchronization cycle
of a write if the clock transition occurs at time tSKEW1 or greater after the
write. Otherwise, the subsequent CLKB cycle may be the first synchroniza-
tion cycle (see Figure 7).
INPUT READY FLAG (IR)
The Input Ready flag of a FIFO is synchronized to the port Clock that
writes data to its array (CLKA). When the IR flag is HIGH, a memory
location is free in the SRAM to write new data. No memory locations are
free when the IR flag is LOW and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented.
The state machine that controls an IR flag monitors a write-pointer and
read pointer comparator that indicates when the FIFO SRAM status is full,
full-1, or full-2. From the time a word is read from a FIFO, its previous
memory location is ready to be written in a minimum of three cycles of
CLKA. Therefore, an IR flag is LOW if less than two cycles of CLKA have
elapsed since the next memory write location has been read. The second
LOW-to-HIGH transition on CLKA after the read sets the Input Ready flag
HIGH, and data can be written in the following cycle.
A LOW-to-HIGH transition on CLKA begins the first synchronization cycle
of a read if the clock transition occurs at time tSKEW1 or greater after the
read. Otherwise, the subsequent CLKA cycle may be the first synchroniza-
tion cycle (see Figure 8).
ALMOST-EMPTY FLAG (AE)
The Almost-Empty flag of a FIFO is synchronized to the port Clock that
reads data from its array (CLKB). The state machine that controls an AE
flag monitors a write-pointer and read-pointer comparator that indicates
when the FIFO SRAM status is almost-empty, almost-empty+1, or almost-
empty+2. The almost-empty state is defined by the contents of register X.
This register is loaded with a preset value during a FIFO reset, pro-
TABLE 3 — PORT-B ENABLE FUNCTION TABLE
CSB
W/RB
ENB
MBB
CLKB
B0-A35 Outputs
Port Functions
H
XXXX
In High-Impedance State
None
L
L
L
X
X
In High-Impedance State
None
LL
H
L
In High-Impedance State
None
LL
H
H
In High-Impedance State
Mail2 Write
L
H
L
L
X
Active, FIFO Output Register
None
LH
H
L
Active, FIFO Output Register
FIFO read
L
H
L
H
X
Active, Mail1 Register
None
L
HHH
Active, Mail1 Register
Mail1 Read (Set MBF1 HIGH)
TABLE 2 — PORT-A ENABLE FUNCTION TABLE
CSA
W/RA
ENA
MBA
CLKA
A0-A35 Outputs
Port Functions
H
XXXX
In High-Impedance State
None
L
H
L
X
X
In High-Impedance State
None
LH
H
L
In High-Impedance State
FIFO Write
L
HHH
In High-Impedance State
Mail1 Write
LLLL
X
Active, Mail2 Register
None
LL
H
L
Active, Mail2 Register
None
L
L
L
H
X
Active, Mail2 Register
None
LL
H
H
Active, Mail2 Register
Mail2 Read (Set MBF2 HIGH)


Similar Part No. - 723631L15PFG8

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
723631L15PFG8 RENESAS-723631L15PFG8 Datasheet
528Kb / 21P
   CMOS SyncFIFO™512 x 36 1,024 x 36 2,048 x 36
MARCH 2014
More results

Similar Description - 723631L15PFG8

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72420 IDT-IDT72420_05 Datasheet
97Kb / 11P
   CMOS SyncFIFO
IDT72421 IDT-IDT72421_13 Datasheet
291Kb / 14P
   CMOS SyncFIFO
IDT72420 IDT-IDT72420_13 Datasheet
258Kb / 11P
   CMOS SyncFIFO
IDT72205LB IDT-IDT72205LB_13 Datasheet
338Kb / 16P
   CMOS SyncFIFO
IDT72801 IDT-IDT72801 Datasheet
158Kb / 16P
   DUAL CMOS SyncFIFO
IDT72811 IDT-IDT72811 Datasheet
231Kb / 21P
   DUAL CMOS SyncFIFO
IDT72801 IDT-IDT72801_13 Datasheet
344Kb / 10P
   DUAL CMOS SyncFIFO
IDT72805LB IDT-IDT72805LB_16 Datasheet
265Kb / 26P
   CMOS DUAL SyncFIFO
logo
Renesas Technology Corp
IDT72420 RENESAS-IDT72420 Datasheet
257Kb / 12P
   CMOS SyncFIFO™
FEBRUARY 2018
IDT72421 RENESAS-IDT72421 Datasheet
301Kb / 15P
   CMOS SyncFIFO™
NOVEMBER 2017
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com