Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT71V3557SA80BGG Datasheet(PDF) 2 Page - Integrated Device Technology

Part # IDT71V3557SA80BGG
Description  Synchronous ZBT SRAMs
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT71V3557SA80BGG Datasheet(HTML) 2 Page - Integrated Device Technology

  IDT71V3557SA80BGG Datasheet HTML 1Page - Integrated Device Technology IDT71V3557SA80BGG Datasheet HTML 2Page - Integrated Device Technology IDT71V3557SA80BGG Datasheet HTML 3Page - Integrated Device Technology IDT71V3557SA80BGG Datasheet HTML 4Page - Integrated Device Technology IDT71V3557SA80BGG Datasheet HTML 5Page - Integrated Device Technology IDT71V3557SA80BGG Datasheet HTML 6Page - Integrated Device Technology IDT71V3557SA80BGG Datasheet HTML 7Page - Integrated Device Technology IDT71V3557SA80BGG Datasheet HTML 8Page - Integrated Device Technology IDT71V3557SA80BGG Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 28 page
background image
6.42
2
IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with
ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs
Commercial and Industrial Temperature Ranges
Pin Definitions (1)
NOTE:
1. All synchronous inputs must meet specified setup and hold times with respect to CLK.
Symbol
Pin Function
I/O
Active
Description
A0-A17
Address Inputs
I
N/A
Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK,
ADV/LD low, CEN low, and true chip enables.
ADV/LD
Advance / Load
I
N/A
ADV/LD is a synchronous input that is used to load the internal registers with new address and control when it
is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip
deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst
counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/ LD is
sampled high.
R/W
Read / Write
I
N/A
R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write
access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
CEN
Clock Enable
I
LOW
Synchronous Clock Enable Input. When CEN is sampled high, all other synchronous inputs, including clock
are ignored and outputs remain unchanged. The effect of CEN sampled high on the device outputs is as if
the low to high clock transition did not occur. For normal operation, CEN must be samp led low at rising edge
of clock.
BW1
-BW4
Individual Byte
Write Enables
I
LOW
Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write
cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal (BW1-BW4) must be valid.
The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when
R/W is sampled high. The appropriate byte(s) of data are written into the device one cycle later. BW1-BW4
can all be tied low if always doing write to the entire 36-bit word.
CE1
, CE2
Chip Enables
I
LOW
Synchronous active low chip enable. CE1 and CE2 are used with CE2 to enable the IDT71V3557/59. (CE1 or
CE2
sampled high or CE2 sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect
cycle. The ZBTTM has a one cycle dese lect, i.e., the data bus will tri-state one clock cycle after deselect is
initiated.
CE2
Chip Enable
I
HIGH
Synchronous active high chip enable. CE2 is used with CE1 and CE2 to enable the chip. CE2 has inverted
polarity but otherwise identical to CE1 and CE2.
CLK
Clock
I
N/A
This is the clock input to the IDT71V3557/59. Except for OE, all timing references fo r the device are made
with respect to the rising edge of CLK.
I/O0-I/O31
I/OP1-I/OP4
Data Input/Output
I/O
N/A
Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data
output path is flow-through (no output register).
LBO
Linear Burst Order
I
LOW
Burst order selection input. When LBO is high the Interleaved burst sequence is selected. When LBO is low
the Linear burst sequence is selected. LBO is a static input, and it must not change during device operation..
OE
Output Enable
I
LOW
Asynchronous output enable. OE must be low to read data from the 71V3557/59. When OE is HIGH the I/O
pins are in a high-impedance state. OE does not need to be actively controlled for read and write cycles. In
normal operation, OE can be tied low.
TMS
Test Mode Select
I
N/A
Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI
Test Data Input
I
N/A
Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an
internal pullup.
TCK
Test Clock
I
N/A
Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured o n rising edge of TCK,
while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO
Test Data Output
O
N/A
Serial output of registers placed between TDI and TDO. This output is active depending on the state of the
TAP controller.
TRST
JTAG Reset
(Optional)
ILOW
Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset
occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can
be left floating. This pin has an internal pullup.
ZZ
Sleep Mode
I
HIGH
Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3557/3559 to
its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal
pulldown.
VDD
Power Supply
N/A
N/A
3.3V core power supply.
VDDQ
Power Supply
N/A
N/A
3.3V I/O Supply.
VSS
Ground
N/A
N/A
Ground.
5282 tbl 02


Similar Part No. - IDT71V3557SA80BGG

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT71V3557SA80BG IDT-IDT71V3557SA80BG Datasheet
996Kb / 28P
   128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs
IDT71V3557SA80BGI IDT-IDT71V3557SA80BGI Datasheet
996Kb / 28P
   128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs
More results

Similar Description - IDT71V3557SA80BGG

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT71T75602 IDT-IDT71T75602_12 Datasheet
1Mb / 23P
   Synchronous ZBT SRAMs
IDT71T75702 IDT-IDT71T75702_09 Datasheet
395Kb / 26P
   Synchronous ZBT SRAMs
IDT71V2556S IDT-IDT71V2556S_11 Datasheet
293Kb / 25P
   3.3V Synchronous ZBT SRAMs
IDT71V65603 IDT-IDT71V65603_08 Datasheet
368Kb / 26P
   3.3V Synchronous ZBT SRAMs
IDT71V3556S IDT-IDT71V3556S_15 Datasheet
489Kb / 25P
   3.3V Synchronous ZBT SRAMs
IDT71V65603 IDT-IDT71V65603 Datasheet
496Kb / 26P
   256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs
IDT71V65903 IDT-IDT71V65903 Datasheet
504Kb / 26P
   256K x 36, 512K x 18 3.3V Synchronous ZBT SRAMs
IDT71T75602 IDT-IDT71T75602_17 Datasheet
260Kb / 26P
   2.5V Synchronous ZBT SRAMs I/O, Burst Counter Pipelined Outputs
IDT71V65703 IDT-IDT71V65703_14 Datasheet
615Kb / 23P
   3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs
IDT71V2546S IDT-IDT71V2546S_11 Datasheet
733Kb / 21P
   3.3V Synchronous ZBT SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com