Electronic Components Datasheet Search |
|
D2-74083-LR Datasheet(PDF) 8 Page - Intersil Corporation |
|
D2-74083-LR Datasheet(HTML) 8 Page - Intersil Corporation |
8 / 32 page D2-7xx83 8 FN7838.3 April 28, 2016 Submit Document Feedback Two-Wire (I2C) Interface Port Timing (Figure 2) TA = +25°C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PWMVDD = 3.3V ±10%. All grounds at 0.0V. All voltages referenced to ground. SYMBOL DESCRIPTION MIN (Note 11) TYPICAL MAX (Note 11)UNIT fSCL SCL Frequency 100 kHz tbuf Bus Free Time Between Transmissions 4.7 µs twlowSCLx SCL Clock Low 4.7 µs twhighSCLx SCL Clock High 4.0 µs tsSTA Set-Up Time For a (Repeated) Start 4.7 µs thSTA Start Condition Hold Time 4.0 µs thSDAx SDA Hold From SCL Falling (Note 13) 1 µs tsSDAx SDA Set-Up Time to SCL Rising 250 ns tdSDAx SDA Output Delay Time From SCL Falling (Note 14)3.5 µs tr Rise Time of Both SDA and SCL (Note 14)1 µs tf Fall Time of Both SDA and SCL (Note 14) 300 ns tsSTO Set-Up Time For a Stop Condition 4.7 µs NOTE: 13. Data is clocked in as valid on next XTALI rising edge after SCL goes low. 14. Limits established by characterization and not production tested. FIGURE 2. I2C INTERFACE TIMING twhighSCLx twlowSCLx SCLx tsSTA SDAx (INPUT) SDAx (OUTPUT) thSDAx tsSDAx tBUF tsSTO tF tR thSTAx tdSDAx |
Similar Part No. - D2-74083-LR |
|
Similar Description - D2-74083-LR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |