Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MF183C151C-L16 Datasheet(PDF) 6 Page - TEMIC Semiconductors

Part # MF183C151C-L16
Description  CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TEMIC [TEMIC Semiconductors]
Direct Link  http://www.temic.de
Logo TEMIC - TEMIC Semiconductors

MF183C151C-L16 Datasheet(HTML) 6 Page - TEMIC Semiconductors

Back Button MF183C151C-L16 Datasheet HTML 2Page - TEMIC Semiconductors MF183C151C-L16 Datasheet HTML 3Page - TEMIC Semiconductors MF183C151C-L16 Datasheet HTML 4Page - TEMIC Semiconductors MF183C151C-L16 Datasheet HTML 5Page - TEMIC Semiconductors MF183C151C-L16 Datasheet HTML 6Page - TEMIC Semiconductors MF183C151C-L16 Datasheet HTML 7Page - TEMIC Semiconductors MF183C151C-L16 Datasheet HTML 8Page - TEMIC Semiconductors MF183C151C-L16 Datasheet HTML 9Page - TEMIC Semiconductors MF183C151C-L16 Datasheet HTML 10Page - TEMIC Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
80C154/83C154
Rev.F (14 Jan. 97)
6
MATRA MHS
PCON : Power Control Register
(MSB)
(LSB)
SMOD
HPD
RPD
GF1
GF0
PD
IDL
Symbol
Position
Name and Function
SMOD
PCON.7
Double Baud rate bit. When set to
a 1, the baud rate is doubled when
the serial port is being used in
either modes 1, 2 or 3.
HPD
PCON.6
Hard power Down bit. Setting this
bit allows CPU to enter in Power
Down state on an external event
(1 to 0 transition) on bit T1
(p. 3.5) the CPU quit the Hard
Power Down mode when bit T1
p. 3.5) goes high or when reset is
activated.
RPD
PCON.5
Recover from Idle or Power Down
bit. When 0 RPD has no effetc.
When 1, RPD permits to exit from
idle or Power Down with any non
enabled interrupt source (except
time 2). In this case the program
start at the next address. When
interrupt is enabled, the
appropriate interrupt routine is
serviced.
GF1
PCON.3
General-purpose flag bit.
GF0
PCON.2
General-purpose flag bit.
PD
PCON.1
Power Down bit. Setting this bit
activates power down operation.
IDL
PCON.0
Idle mode bit. Setting this bit
activates idle mode operation.
If 1’s are written to PD and IDL at the same time. PD
takes, precedence. The reset value of PCON is
(000X0000).
Idle Mode
The instruction that sets PCON.0 is the last instruction
executed before the Idle mode is activated. Once in the
Idle mode the CPU status is preserved in its entirety : the
Stack Pointer, Program Counter, Program Status Word,
Accumulator, RAM and all other registers maintain their
data during idle. In the idle mode, the internal clock signal
is gated off to the CPU, but interrupt, timer and serial port
functions are maintained. Table 1 describes the status of
the external pins during Idle mode. There are three ways
to terminate the Idle mode. Activation of any enabled
interrupt will cause PCON.0 to be cleared by hardware,
terminating Idle mode. The interrupt is serviced, and
following RETI, the next instruction to be executed will
be the one following the instruction that wrote 1 to
PCON.0.
The flag bits GF0 and GF1 may be used to determine
whether the interrupt was received during normal
execution or during the Idle mode. For example, the
instruction that writes to PCON.0 can also set or clear one
or both flag bits. When Idle mode is terminated by an
enabled interrupt, the service routine can examine the
status of the flag bits.
The second way of terminating the Idle mode is with a
hardware reset. Since the oscillator is still running, the
hardware reset needs to be active for only 2 machine
cycles (24 oscillator periods) to complete the reset
operation.
The third way to terminate the Idle mode is the activation
of any disabled interrupt when recover is programmed
(RPD = 1). This will cause PCON.0 to be cleared. No
interrupt is serviced. The next instruction is executed. If
interrupt are disabled and RPD = 0, only a reset can
cancel the Idle mode.
Power Down Mode
The instruction that sets PCON.1 is the last executed prior
to entering power down. Once in power down, the
oscillator is stopped. The contents of the onchip RAM and
the Special Function Register is saved during power down
mode. The three ways to terminate the Power Down mode
are the same than the Idle mode. But since the onchip
oscillator is stopped, the external interrupts, timers and
serial port must be sourced by external clocks only, via
INT0, INT1, T0, T1.
In the Power Down mode, VCC may be lowered to
minimize circuit power consumption. Care must be taken
to ensure the voltage is not reduced until the power down
mode is entered, and that the voltage is restored before the
hardware reset is applied which frees the oscillator. Reset
should not be released until the oscillator has restarted
and stabilized.
When using voltage reduction : interrupt, timers and
serial port functions are guaranteed in the VCC
specification limits.
Table 1 describes the status of the external pins while in
the power down mode. It should be noted that if the power
down mode is activated while in external program
memory, the port data that is held in the Special Function
Register P2 is restored to Port 2. If the port switches from
0 to 1, the port pin is held high during the power down
mode by the strong pullup, T1, shown in figure 4.


Similar Part No. - MF183C151C-L16

ManufacturerPart #DatasheetDescription
logo
MKS Instruments.
MF1 MKS-MF1 Datasheet
587Kb / 4P
   Compact, General purpose MFC
logo
Welwyn Components Limit...
MF1/2S WELWYN-MF1/2S Datasheet
67Kb / 2P
   Power Metal Film Resistors
logo
National Semiconductor ...
MF10 NSC-MF10 Datasheet
706Kb / 20P
   Universal Monolithic Dual Switched Capacitor Filter
logo
Maxim Integrated Produc...
MF10 MAXIM-MF10 Datasheet
683Kb / 16P
   Kual Universal Switched Capacitor Filter
19-1067; Rev 1; 7/96
logo
Texas Instruments
MF10 TI1-MF10 Datasheet
770Kb / 30P
[Old version datasheet]   Universal Monolithic Dual Switched Capacitor Filter
More results

Similar Description - MF183C151C-L16

ManufacturerPart #DatasheetDescription
logo
TEMIC Semiconductors
80C32 TEMIC-80C32 Datasheet
229Kb / 20P
   CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller
TSC80C31 TEMIC-TSC80C31 Datasheet
205Kb / 19P
   CMOS 0 to 44 MHz Single-Chip 8 Bit Microcontroller
TS80C32X2 TEMIC-TS80C32X2 Datasheet
286Kb / 56P
   8-bit CMOS Microcontroller 0-60 MHz
TSC87C51 TEMIC-TSC87C51 Datasheet
170Kb / 22P
   CMOS 0 to 25 MHz Programmable 8-bit Microcontroller
TSC87C51 TEMIC-TSC87C51 Datasheet
157Kb / 23P
   CMOS 0 to 33 MHz Programmable 8-bit Microcontroller
TS80C52X2 TEMIC-TS80C52X2 Datasheet
626Kb / 54P
   8-bit CMOS Microcontroller 0-60 MHz
TS80C54X2 TEMIC-TS80C54X2 Datasheet
288Kb / 58P
   8-bit CMOS Microcontroller 0-60 MHz
TS80C31X2 TEMIC-TS80C31X2 Datasheet
484Kb / 40P
   8-bit CMOS Microcontroller 0-60 MHz
TSC87C52 TEMIC-TSC87C52 Datasheet
184Kb / 24P
   CMOS 0 to 33 MHz Programmable 8-bit Microcontroller
P80C32 TEMIC-P80C32 Datasheet
221Kb / 20P
   CMOS 0 to 44 MHz Single Chip 8-bit Microntroller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com