Digital Temperature Sensors and Thermal

Watchdog with Bus Lockup Protection

_______________________________________________________________________________________

3

Note 4:

nominal value.

Note 5:

All parameters are measured at +25°C. Values over the temperature range are guaranteed by design.

Note 6:

This specification indicates how often temperature data is updated. The devices can be read at any time without regard

to conversion state, while yielding the last conversion result.

Note 7:

For best accuracy, minimize output loading. Higher sink currents can affect sensor accuracy due to internal heating.

Note 8:

OS delay is user programmable up to six “over-limit” conversions before OS is set to minimize false tripping in noisy

environments.

Note 9:

Default values set at power-up.

Note 10:

All timing specifications are guaranteed by design.

Note 11:

A master device must provide a hold time of at least 300ns for the SDA signal to bridge the undefined region of SCL’s

falling edge.

Note 12:

Note 13:

Input filters on SDA, SCL, and A_ suppress noise spikes less than 50ns.

Note 14:

bus communication (SDA set high).

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

I

Serial Clock Frequency

Bus timeout inactive

DC

400

kHz

Minimum RESET Pulse Width

1

µs

Bus Free Time Between STOP

and START Conditions

1.3

µs

START Condition Hold Time

0.6

µs

STOP Condition Setup Time

90% of SCL to 10% of SDA

100

ns

Clock Low Period

1.3

µs

Clock High Period

0.6

µs

START Condition Setup Time

90% of SCL to 90% of SDA

100

ns

Data Setup Time

10% of SDA to 10% of SCL

100

ns

Data Hold Time

10% of SCL to 10% of SDA (Note 11)

0

0.9

µs

Maximum Receive SCL/SDA Rise

Time

300

ns

Minimum Receive SCL/SDA Rise

Time

(Note 12)

20 +

0.1 x

ns

Maximum Receive SCL/SDA Fall

Time

300

ns

Minimum Receive SCL/SDA Fall

Time

(Note 12)

20 +

0.1 x

ns

Transmit SDA Fall Time

(Note 12)

20 +

0.1 x

250

ns

Pulse Width of Suppressed Spike

(Note 13)

0

50

ns

SDA Time Low for Reset of Serial

Interface

(Note 14)

150

300

ms