Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CYWUSB6932-48LFXC Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CYWUSB6932-48LFXC
Description  WirelessUSB LS 2.4-GHz DSSS Radio SoC
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYWUSB6932-48LFXC Datasheet(HTML) 5 Page - Cypress Semiconductor

  CYWUSB6932-48LFXC Datasheet HTML 1Page - Cypress Semiconductor CYWUSB6932-48LFXC Datasheet HTML 2Page - Cypress Semiconductor CYWUSB6932-48LFXC Datasheet HTML 3Page - Cypress Semiconductor CYWUSB6932-48LFXC Datasheet HTML 4Page - Cypress Semiconductor CYWUSB6932-48LFXC Datasheet HTML 5Page - Cypress Semiconductor CYWUSB6932-48LFXC Datasheet HTML 6Page - Cypress Semiconductor CYWUSB6932-48LFXC Datasheet HTML 7Page - Cypress Semiconductor CYWUSB6932-48LFXC Datasheet HTML 8Page - Cypress Semiconductor CYWUSB6932-48LFXC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
CYWUSB6932
CYWUSB6934
Document 38-16007 Rev. *G
Page 5 of 30
5.2
DIO Interface
The DIO communications interface is an optional SERDES
bypass data-only transfer interface. In receive mode, DIO and
DIOVAL are valid after the falling edge of IRQ, which clocks
the data as shown in Figure 5-6. In transmit mode, DIO and
DIOVAL are sampled on the falling edge of the IRQ, which
clocks the data as shown in Figure 5-7. The application MCU
samples the DIO and DIOVAL on the rising edge of IRQ.
5.3
Interrupts
The CYWUSB6932/CYWUSB6934 ICs feature three sets of
interrupts: transmit, receive (CYWUSB6934 only), and a wake
interrupt. These interrupts all share a single pin (IRQ), but can
be independently enabled/disabled. In transmit mode, all
receive interrupts are automatically disabled, and in receive
mode all transmit interrupts are automatically disabled.
However, the contents of the enable registers are preserved
when switching between transmit and receive modes.
Interrupts are enabled and the status read through 6 registers:
Receive Interrupt Enable (Reg 0x07), Receive Interrupt Status
(Reg 0x08), Transmit Interrupt Enable (Reg 0x0D), Transmit
Interrupt Status (Reg 0x0E), Wake Enable (Reg 0x1C), Wake
Status (Reg 0x1D).
If more than 1 interrupt is enabled at any time, it is necessary
to read the relevant interrupt status register to determine which
event caused the IRQ pin to assert. Even when a given
interrupt source is disabled, the status of the condition that
would otherwise cause an interrupt can be determined by
reading the appropriate interrupt status register. It is therefore
possible to use the devices without making use of the IRQ pin
at all. Firmware can poll the interrupt status register(s) to wait
for an event, rather than using the IRQ pin.
The polarity of all interrupts can be set by writing to the Config-
uration register (Reg 0x05), and it is possible to configure the
IRQ pin to be open drain (if active low) or open source (if active
high).
5.3.1
Wake Interrupt
When the PD pin is low, the oscillator is stopped. After PD is
deasserted, the oscillator takes time to start, and until it has
done so, it is not safe to use the SPI interface. The wake
interrupt indicates that the oscillator has started, and that the
device is ready to receive SPI transfers.
The wake interrupt is enabled by setting bit 0 of the Wake
Enable register (Reg 0x1C, bit 0=1). Whether or not a wake
interrupt is pending is indicated by the state of bit 0 of the Wake
Status register (Reg 0x1D, bit 0). Reading the Wake Status
register (Reg 0x1D) clears the interrupt.
5.3.2
Transmit Interrupts
Four interrupts are provided to flag the occurrence of transmit
events. The interrupts are enabled by writing to the Transmit
Interrupt Enable register (Reg 0x0D), and their status may be
determined by reading the Transmit Interrupt Status register
(Reg 0x0E). If more than 1 interrupt is enabled, it is necessary
to read the Transmit Interrupt Status register (Reg 0x0E) to
determine which event caused the IRQ pin to assert.
The function and operation of these interrupts are described in
detail in Section 7.0.
5.3.3
Receive Interrupts
Eight interrupts are provided to flag the occurrence of receive
events, four each for SERDES A and B. In 64 chips/bit and 32
chips/bit DDR modes, only the SERDES A interrupts are
available, and the SERDES B interrupts will never trigger,
even if enabled. The interrupts are enabled by writing to the
Receive Interrupt Enable register (Reg 0x07), and their status
may be determined by reading the Receive Interrupt Status
register (Reg 0x08). If more than one interrupt is enabled, it is
necessary to read the Receive Interrupt Status register (Reg
0x08) to determine which event caused the IRQ pin to assert.
The function and operation of these interrupts are described in
detail in Section 7.0.
Figure 5-6. DIO Receive Sequence
Figure 5-7. DIO Transmit Sequence
DIOVAL
DIO
IRQ
d7
d6
d5
d4
d3
d2
d...
d14
d13
d12
d11
d10
d9
d8
d1
d0
data to mcu
v7
v6
v5
v4
v3
v2
v...
v14
v13
v12
v11
v10
v9
v8
v1
v0
DIOVAL
DIO
IRQ
d7
d6
d5
d4
d3
d2
d...
d14
d13
d12
d11
d10
d9
d8
d1
d0
data from mcu
v7
v6
v5
v4
v3
v2
v...
v14
v13
v12
v11
v10
v9
v8
v1
v0


Similar Part No. - CYWUSB6932-48LFXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYWUSB6932-48LFXC CYPRESS-CYWUSB6932-48LFXC Datasheet
374Kb / 30P
   WirelessUSB??LS 2.4-GHz DSSS Radio SoC
More results

Similar Description - CYWUSB6932-48LFXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYWUSB6932 CYPRESS-CYWUSB6932_05 Datasheet
374Kb / 30P
   WirelessUSB??LS 2.4-GHz DSSS Radio SoC
logo
ATMEL Corporation
ATR2434 ATMEL-ATR2434 Datasheet
511Kb / 35P
   WirelessUSB 2.4-GHz DSSS Radio SoC
logo
Cypress Semiconductor
CYWUSB6935 CYPRESS-CYWUSB6935_10 Datasheet
1Mb / 36P
   WirelessUSB??LR 2.4 GHz DSSS Radio SoC
CYWUSB6935 CYPRESS-CYWUSB6935 Datasheet
603Kb / 33P
   WirelessUSB LRTM 2.4-GHz DSSS Radio SoC
CYRF6936 CYPRESS-CYRF6936_09 Datasheet
578Kb / 23P
   WirelessUSB LP 2.4 GHz Radio SoC
CYRF6986 CYPRESS-CYRF6986 Datasheet
1Mb / 23P
   WirelessUSB??LPstar 2.4 GHz Radio SoC
CYRF6936 CYPRESS-CYRF6936 Datasheet
874Kb / 40P
   WirelessUSB??LP 2.4 GHz Radio SoC
CYRF6936 CYPRESS-CYRF6936_11 Datasheet
664Kb / 28P
   WirelessUSB LP 2.4 GHz Radio SoC Low external component count
CYWM6934 CYPRESS-CYWM6934_11 Datasheet
436Kb / 9P
   WirelessUSB LS??Radio Module
CYWM6934 CYPRESS-CYWM6934 Datasheet
492Kb / 6P
   WirelessUSB LS Radio Module
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com