Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

S4242PS Datasheet(PDF) 8 Page - Summit Microelectronics, Inc.

Part # S4242PS
Description  Dual Voltage Supervisory Circuit With Watchdog Timer
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SUMMIT [Summit Microelectronics, Inc.]
Direct Link  http://www.summitmicro.com
Logo SUMMIT - Summit Microelectronics, Inc.

S4242PS Datasheet(HTML) 8 Page - Summit Microelectronics, Inc.

Back Button S4242PS Datasheet HTML 4Page - Summit Microelectronics, Inc. S4242PS Datasheet HTML 5Page - Summit Microelectronics, Inc. S4242PS Datasheet HTML 6Page - Summit Microelectronics, Inc. S4242PS Datasheet HTML 7Page - Summit Microelectronics, Inc. S4242PS Datasheet HTML 8Page - Summit Microelectronics, Inc. S4242PS Datasheet HTML 9Page - Summit Microelectronics, Inc. S4242PS Datasheet HTML 10Page - Summit Microelectronics, Inc. S4242PS Datasheet HTML 11Page - Summit Microelectronics, Inc. S4242PS Datasheet HTML 12Page - Summit Microelectronics, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
8
S4242/S42WD42/S4261/S42WD61
2025 6.0 4/17/00
FIGURE 8. ACKNOWLEDGE RESPONSE FROM RECEIVER
CHARACTERISTICS OF THE I2C BUS
General Description
The I2C bus was designed for two-way, two-line serial
communication between different integrated circuits. The
two lines are: a serial data line (SDA), and a serial clock
line (SCL). The SDA line must be connected to a positive
supply by a pull-up resistor, located somewhere on the
bus (See Figure 6). Data transfer between devices may
be initiated with a START condition only when SCL and
SDA are HIGH (bus is not busy).
Input Data Protocol
One data bit is transferred during each clock pulse. The
data on the SDA line must remain stable during clock
HIGH time, because changes on the data line while SCL
is HIGH will be interpreted as start or stop condition, refer
to Figure 2.
START and STOP Conditions
When both the data and clock lines are HIGH, the bus is
said to be not busy. A HIGH-to-LOW transition on the data
line, while the clock is HIGH, is defined as the “START”
condition. A LOW-to-HIGH transition on the data line,
while the clock is HIGH, is defined as the “STOP” condi-
tion (See Figure 2).
DEVICE OPERATION
The S42xxx is a 16K-bit serial E2PROM. The device
supports the I2C bidirectional data transmission protocol.
The protocol defines any device that sends data onto the
bus as a “transmitter” and any device which receives data
as a “receiver.” The device controlling data transmission
is called the “master” and the controlled device is called
the “slave.” In all cases, the S42xxx will be a “slave”
device, since it never initiates any data transfers.
Acknowledge (ACK)
Acknowledge is a software convention used to indicate
successful data transfers. The transmitting device, either
the master or the slave, will release the bus after transmit-
ting eight bits. During the ninth clock cycle, the receiver
FIGURE 9. SLAVE ADDRESS BYTE
will pull the SDA line LOW to ACKnowledge that it received
the eight bits of data (See Figure 8).
The S42xxx will respond with an ACKnowledge after
recognition of a START condition and its slave address
byte. If both the device and a write operation are selected,
the S42xxx will respond with an ACKnowledge after the
receipt of each subsequent 8-bit word.
In the READ mode, the S42xxx transmits eight bits of
data, then releases the SDA line, and monitors the line for
an ACKnowledge signal. If an ACKnowledge is detected,
and no STOP condition is generated by the master, the
S42xxx will continue to transmit data. If an ACKnowledge
is not detected, the S42xxx will terminate further data
transmissions and awaits a STOP condition before return-
ing to the standby power mode.
Device Addressing
Following a start condition the master must output the
address of the slave it is accessing. The most significant
four bits of the slave address are the device type identifier
(see figure 7). For the S42xxx this is fixed as 1010[B].
Word Address
The next three bits of the slave address are an extension
of the array’s address and are concatenated with the eight
bits of address in the word address field, providing direct
access to the 2,048 x8 array of the S4261 and S42WD61.
A10 and A9 are “Don’t Care” on S4242 and S42WD42.
Read/Write Bit
The last bit of the data stream defines the operation to be
performed. When set to “1,” a read operation is selected;
when set to “0,” a write operation is selected.
SCL from
Master
Data Output
from
Transmitter
Data Output
from
Receiver
Start
Condition
ACKnowledge
tAA
tAA
1
8
9
2025 ILL8.0
1
0
1
0
*
*
A10
A9
A8
R/W
*S4261/S42WD61 only
DEVICE
IDENTIFIER
HIGH ORDER
WORD ADDRESS
2025 ILL9.1


Similar Part No. - S4242PS

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
S4240 MICROSEMI-S4240 Datasheet
120Kb / 3P
   Silicon Power Rectifier
logo
Sensitron
S424CA SENSITRON-S424CA Datasheet
48Kb / 2P
   THREE PHASE FULL WAVE RECTIFIER ASSEMBLY
S424GC SENSITRON-S424GC Datasheet
258Kb / 2P
   THREE PHASE FULL WAVE RECTIFIER ASSEMBLY
S424GE SENSITRON-S424GE Datasheet
157Kb / 2P
   THREE PHASE FULL WAVE RECTIFIER ASSEMBLY
S424GE SENSITRON-S424GE_09 Datasheet
48Kb / 2P
   THREE PHASE FULL WAVE RECTIFIER ASSEMBLY
More results

Similar Description - S4242PS

ManufacturerPart #DatasheetDescription
logo
Summit Microelectronics...
SMS2902 SUMMIT-SMS2902 Datasheet
157Kb / 14P
   Voltage Supervisory Circuit With Watchdog Timer
logo
Taiwan Semiconductor Co...
TS823 TSC-TS823_09 Datasheet
182Kb / 8P
   Microprocessor Supervisory Circuit with Watchdog Timer & Manual Reset
TS823 TSC-TS823 Datasheet
115Kb / 6P
   Microprocessor Supervisory Circuit with Watchdog Timer & Manual Reset
TS823 TSC-TS823_07 Datasheet
316Kb / 8P
   Microprocessor Supervisory Circuit with Watchdog Timer & Manual Reset
logo
List of Unclassifed Man...
SMS2916 ETC1-SMS2916 Datasheet
101Kb / 16P
   Precision Voltage Supervisory Circuit With Watchdog Timer and 16K I2C Memory
logo
Toshiba Semiconductor
TA8041HA TOSHIBA-TA8041HA Datasheet
326Kb / 8P
   DUAL VOLTAGE REGULATOR WITH WATCHDOG TIMER
logo
Renesas Technology Corp
ICS9WDV3501B RENESAS-ICS9WDV3501B Datasheet
249Kb / 10P
   VOLTAGE MONITOR/WATCHDOG TIMER CIRCUIT
05/30/08
logo
Integrated Device Techn...
ICS9WDV3501B IDT-ICS9WDV3501B Datasheet
106Kb / 9P
   VOLTAGE MONITOR/WATCHDOG TIMER CIRCUIT
logo
STMicroelectronics
STWD100 STMICROELECTRONICS-STWD100 Datasheet
225Kb / 25P
   Watchdog timer circuit
logo
Rohm
BD37A19FVM ROHM-BD37A19FVM_13 Datasheet
555Kb / 18P
   Voltage Detector ICs with Watchdog Timer Built-in watchdog timer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com