Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT71D00IQ Datasheet(PDF) 11 Page - Exar Corporation

Part # XRT71D00IQ
Description  E3/DS3/STS-1 JITTER ATTENUATOR,STS-1 TO DS3 DESYNCHRONIZER
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT71D00IQ Datasheet(HTML) 11 Page - Exar Corporation

Back Button XRT71D00IQ Datasheet HTML 7Page - Exar Corporation XRT71D00IQ Datasheet HTML 8Page - Exar Corporation XRT71D00IQ Datasheet HTML 9Page - Exar Corporation XRT71D00IQ Datasheet HTML 10Page - Exar Corporation XRT71D00IQ Datasheet HTML 11Page - Exar Corporation XRT71D00IQ Datasheet HTML 12Page - Exar Corporation XRT71D00IQ Datasheet HTML 13Page - Exar Corporation XRT71D00IQ Datasheet HTML 14Page - Exar Corporation XRT71D00IQ Datasheet HTML 15Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 18 page
background image
XRT71D00
E3/DS3/STS-1 JITTER ATTENUATOR,STS-1 TO DS3 DESYNCHRONIER


REV. 1.01
11
JITTER TOLERANCE:
The jitter tolerance in the network element is defined
as the maximum amount of jitter in the incoming sig-
nal that it can receive in an “error-free”manner.
JITTER GENERATION:
Jitter generation is defined in Section 7.3.3 of GR-
499-CORE. Jitter generation criteria exists for both
Category I and II interfaces, which consist of “map-
ping” and “pointer adjustment” jitter generation.
Mapping jitter is the sum of the intrinsic payload map-
ping jitter and the jitter that is generated as a result of
the bit stuffing mechnisms used in all of the asynchro-
nous DSn mapping into STS SPE.
JITTER ATTENUATION:
A digital Jitter Attenuation loop combined with the
FIFO provides Jitter attenuation. The Jitter Attenuator
requires no external components except for the refer-
ence clock.
Data is clocked into the FIFO with the associated
clock signal (TClk or RClk) and clocked out of the
FIFO with the dejittered clock and data. When the
FIFO is within 2 bits of being completely full, the FIFO
Limit (FL) will be set.
In Figure 1 and Figure 2, this “de-jittered” clock is la-
beled “Smoothed Clock”. This “Smoothed Clock” is
now used to “Read Out” the “Recovered Data” from
the 16/32 bit FIFO. This “Smoothed Clock” will also
be output to the Terminal Equipment via the “RRClk”
output pin. Likewise, the “Smoothed Recovered Data”
will output to the Terminal Equipment via the RRPOS
and RRNEG output pins.
The XRT71D00 device is designed to work as a com-
panion device with XRT7300 (STS-1/DS3/E3) Line
Interface Unit.
.ETSI TBR24 specifies the maximum output jitter in
loop timing must be no more than 0.4UIpp when mea-
sured between 100Hz to 800KHzwith upto 1.5UI input
jitter at 100Hz.. This means a jitter attenuator with
bandwidth less than 100Hz is required to be compli-
ant with the standard. ITU G.751 is another applica-
tion where low bandwidth jitter attenuator is needed
to smooth the gapped clock output in the de-multi-
plexer system.
SONET STS-1 DS3 MAPPING:
Bellcore GR-253 section 3.4.2 and the ANSI T1.105-
199 describes the asynchronous mapping for DS3 in-
to STS-1 SPE.
FIGURE 3. CATEGORY 1 DS3 JITTER TRANSFER MASK
0.1
Acceptable
Range
40
Frequency (Hz)
slope = -20 dB/decade


Similar Part No. - XRT71D00IQ

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT71D00IQ EXAR-XRT71D00IQ Datasheet
278Kb / 26P
   E3/DS3/STS-1 JITTER ATTENUATOR
More results

Similar Description - XRT71D00IQ

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT71D04 EXAR-XRT71D04 Datasheet
264Kb / 22P
   4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER
XRT71D00 EXAR-XRT71D00_01 Datasheet
278Kb / 26P
   E3/DS3/STS-1 JITTER ATTENUATOR
XRT71D03 EXAR-XRT71D03 Datasheet
246Kb / 24P
   3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR
logo
M/A-COM Technology Solu...
28320-ERR-001-A MA-COM-28320-ERR-001-A Datasheet
29Kb / 1P
   12-Port DS3/E3/STS-1 Digital Jitter Attenuator
logo
Asahi Kasei Microsystem...
AK2504A AKM-AK2504A Datasheet
185Kb / 30P
   DS3/STS-1/E3 Transceiver
logo
XFMRS Inc.
XF0506-20 XFMRS-XF0506-20_15 Datasheet
36Kb / 1P
   T3/DS3/E3/STS-1
XF0506-20 XFMRS-XF0506-20 Datasheet
36Kb / 1P
   T3/DS3/E3/STS-1
logo
TDK Electronics
78P7200L TDK-78P7200L Datasheet
339Kb / 24P
   E3/DS3/STS-1 Transceiver
logo
Exar Corporation
XRT75VL00 EXAR-XRT75VL00 Datasheet
442Kb / 50P
   E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75VL00 EXAR-XRT75VL00_08 Datasheet
324Kb / 50P
   E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com