10 / 12 page
CY7C65100
Document #: 38-08021 Rev. **
Page 10 of 12
9.0
Switching Characteristics
10.0
Ordering Information
Parameter
Description
Min.
Max.
Unit
Clock Source
fOSC
Clock Rate
5.985
6.015
MHz
tcyc
Clock Period
166.25
167.08
nsec
tCH
Clock HIGH Time
0.45 tCYC
ns
tCL
Clock LOW Time
0.45 tCYC
ns
USB Full-speed Signaling
tr
Transition Rise Time
4
20
ns
tf
Transition Fall Time
4
20
ns
trfm
Rise/Fall Time Matching; (tr/tf)
90
110
%
tdrate
Full-speed Data Rate
11.97
12.03
Mb/s
USB Low-speed Signaling
tr
Transition Rise Time
75
300
ns
tf
Transition Fall Time
75
300
ns
trfm
Rise/Fall Time Matching; (tr/tf)
80
120
%
tdrate
Low-speed Data Rate
1.4775
1.5225
Mb/s
Ordering Code
Package Name
Description
Operating Range
CY7C65100-SC
S21
28-pin SOIC
Commercial
CLOCK
tCYC
tCL
tCH
Figure 9-1. Clock Timing
90%
10%
90%
10%
D
−
D
+
tR
tF
Figure 9-2. USB Data Signal Timing
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
