Electronic Components Datasheet Search |
|
HCF4053BEY Datasheet(PDF) 6 Page - STMicroelectronics |
|
HCF4053BEY Datasheet(HTML) 6 Page - STMicroelectronics |
6 / 10 page HCF4053B 6/10 TYPICAL BIAS VOLTAGES The ADDRESS (digital-control inputs) and INHIBIT logic levels are : "0"=VSS and "1"=VDD. The analog signal (through the TG) may swing from VEE to VDD SPECIAL CONSIDERATIONS Control of analog signals up to 20V peak to peak can be achieved by digital signal amplitudes of 4.5 to 20V (if VDD -VSS =3V, aVDD -VEE of up to 13V can be controlled; for VDD -VEE level differences above 13V, a VDD -VSS of at least 4.5V is required. For example, if VDD =+5, VSS =0, and VEE = -13.5, analog signals from -13.5V to 4.5V can be controlled by digital inputs of 0 to 4.5V. In certain applications, the external load resistor current may include both VDD and signal-line components. To avoid drawing VDD current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0,8V (calculated from RON values shown in DC SPECIFICATIONS). No VDD current will flow through RL if the switch current flows into leads 4, 14 and 15. TEST CIRCUIT CL = 50pF or equivalent (includes jig and probe capacitance) RL =200KΩ RT =ZOUT of pulse generator (typically 50Ω) |
Similar Part No. - HCF4053BEY |
|
Similar Description - HCF4053BEY |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |