Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HM5264805FLTT-A60 Datasheet(PDF) 9 Page - Hitachi Semiconductor

Part # HM5264805FLTT-A60
Description  64M LVTTL interface SDRAM 133 MHz/100 MHz
Download  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HITACHI [Hitachi Semiconductor]
Direct Link  http://www.renesas.com/eng
Logo HITACHI - Hitachi Semiconductor

HM5264805FLTT-A60 Datasheet(HTML) 9 Page - Hitachi Semiconductor

Back Button HM5264805FLTT-A60 Datasheet HTML 5Page - Hitachi Semiconductor HM5264805FLTT-A60 Datasheet HTML 6Page - Hitachi Semiconductor HM5264805FLTT-A60 Datasheet HTML 7Page - Hitachi Semiconductor HM5264805FLTT-A60 Datasheet HTML 8Page - Hitachi Semiconductor HM5264805FLTT-A60 Datasheet HTML 9Page - Hitachi Semiconductor HM5264805FLTT-A60 Datasheet HTML 10Page - Hitachi Semiconductor HM5264805FLTT-A60 Datasheet HTML 11Page - Hitachi Semiconductor HM5264805FLTT-A60 Datasheet HTML 12Page - Hitachi Semiconductor HM5264805FLTT-A60 Datasheet HTML 13Page - Hitachi Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 67 page
background image
HM5264165F/HM5264805F/HM5264405F-75/A60/B60
9
Pin Functions
CLK (input pin): CLK is the master clock input to this pin. The other input signals are referred at CLK
rising edge.
CS (input pin): When CS is Low, the command input cycle becomes valid. When CS is High, all inputs are
ignored. However, internal operations (bank active, burst operations, etc.) are held.
RAS, CAS, and WE (input pins): Although these pin names are the same as those of conventional DRAMs,
they function in a different way. These pins define operation commands (read, write, etc.) depending on the
combination of their voltage levels. For details, refer to the command operation section.
A0 to A11 (input pins): Row address (AX0 to AX11) is determined by A0 to A11 level at the bank active
command cycle CLK rising edge.
Column address (AY0 to AY7; HM5264165F, AY0 to AY8;
HM5264805F, AY0 to AY9; HM5264405F) is determined by A0 to A7, A8 or A9 (A7; HM5264165F, A8;
HM5264805F, A9; HM5264405F) level at the read or write command cycle CLK rising edge. And this
column address becomes burst access start address. A10 defines the precharge mode. When A10 = High at
the precharge command cycle, all banks are precharged. But when A10 = Low at the precharge command
cycle, only the bank that is selected by A12/A13 (BS) is precharged. For details refer to the command
operation section.
A12/A13 (input pins): A12/A13 are bank select signal (BS). The memory array of the HM5264165F,
HM5264805F, the HM5264405F is divided into bank 0, bank 1, bank 2 and bank 3. HM5264165F contain
4096-row
× 256-column × 16-bit. HM5264805F contain 4096-row × 512-column × 8-bit. HM5264405F
contain 4096-row
× 1024-column × 4-bit. If A12 is Low and A13 is Low, bank 0 is selected. If A12 is High
and A13 is Low, bank 1 is selected. If A12 is Low and A13 is High, bank 2 is selected. If A12 is High and
A13 is High, bank 3 is selected.
CKE (input pin): This pin determines whether or not the next CLK is valid. If CKE is High, the next CLK
rising edge is valid. If CKE is Low, the next CLK rising edge is invalid. This pin is used for power-down
mode, clock suspend mode and self refresh mode.
DQM, DQMU/DQML (input pins): DQM, DQMU/DQML controls input/output buffers.
Read operation: If DQM, DQMU/DQML is High, the output buffer becomes High-Z. If the DQM,
DQMU/DQML is Low, the output buffer becomes Low-Z. (The latency of DQM, DQMU/DQML during
reading is 2 clocks.)
Write operation: If DQM, DQMU/DQML is High, the previous data is held (the new data is not written). If
DQM, DQMU/DQML is Low, the data is written. (The latency of DQM, DQMU/DQML during writing is 0
clock.)
DQ0 to DQ15 (DQ pins): Data is input to and output from these pins (DQ0 to DQ15; HM5264165F, DQ0
to DQ7; HM5264805F, DQ0 to DQ3; HM5264405F).
V
CC and VCCQ (power supply pins):
3.3 V is applied. (V
CC is for the internal circuit and VCCQ is for the
output buffer.)


Similar Part No. - HM5264805FLTT-A60

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
HM5264805FLTT-A60 ELPIDA-HM5264805FLTT-A60 Datasheet
514Kb / 65P
   64M LVTTL interface SDRAM 133 MHz/100 MHz 1-Mword 횞 16-bit 횞 4-bank/2-Mword 횞 8-bit 횞 4-bank /4-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
More results

Similar Description - HM5264805FLTT-A60

ManufacturerPart #DatasheetDescription
logo
Hitachi Semiconductor
HM5212165F HITACHI-HM5212165F Datasheet
859Kb / 63P
   128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword X 16-bit X 4-bank/4-Mword X 8-bit X 4-bank PC/133, PC/100 SDRAM
logo
Elpida Memory
HM5212165FLTD-75 ELPIDA-HM5212165FLTD-75 Datasheet
645Kb / 62P
   128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword 횞 16-bit 횞 4-bank/4-Mword 횞 8-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5212165FTD-75 ELPIDA-HM5212165FTD-75 Datasheet
570Kb / 62P
   128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword 횞 16-bit 횞 4-bank/4-Mword 횞 8-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5264165F-75 ELPIDA-HM5264165F-75 Datasheet
514Kb / 65P
   64M LVTTL interface SDRAM 133 MHz/100 MHz 1-Mword 횞 16-bit 횞 4-bank/2-Mword 횞 8-bit 횞 4-bank /4-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
logo
Hitachi Semiconductor
HM5212325F HITACHI-HM5212325F Datasheet
62Kb / 13P
   128M LVTTL interface SDRAM 100 MHz 1-Mword x 32-bit x 4-bank PC/100 SDRAM
HM5212325FBPC HITACHI-HM5212325FBPC Datasheet
58Kb / 13P
   128M LVTTL interface SDRAM 100 MHz 1-Mword x 32-bit x 4-bank PC/100 SDRAM
logo
Elpida Memory
HM5225165B ELPIDA-HM5225165B Datasheet
462Kb / 63P
   256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 횞 16-bit 횞 4-bank/8-Mword 횞 8-bit 횞 4-bank /16-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5257165B ELPIDA-HM5257165B Datasheet
463Kb / 62P
   512M LVTTL interface SDRAM 133 MHz/100 MHz 8-Mword 횞 16-bit 횞 4-bank/16-Mword 횞 8-bit 횞 4-bank /32-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5259165B ELPIDA-HM5259165B Datasheet
368Kb / 63P
   512M LVTTL interface SDRAM 133 MHz/100 MHz 8-Mword 횞 16-bit 횞 4-bank/16-Mword 횞 8-bit 횞 4-bank /32-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HB52F648EN-75B ELPIDA-HB52F648EN-75B Datasheet
200Kb / 28P
   512 MB Unbuffered SDRAM DIMM, 133 MHz Memory Bus PC133 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com