Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72V12081L15PFI Datasheet(PDF) 2 Page - Integrated Device Technology

Part # IDT72V12081L15PFI
Description  3.3 VOLT MULTIMEDIA FIFO
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V12081L15PFI Datasheet(HTML) 2 Page - Integrated Device Technology

  IDT72V12081L15PFI Datasheet HTML 1Page - Integrated Device Technology IDT72V12081L15PFI Datasheet HTML 2Page - Integrated Device Technology IDT72V12081L15PFI Datasheet HTML 3Page - Integrated Device Technology IDT72V12081L15PFI Datasheet HTML 4Page - Integrated Device Technology IDT72V12081L15PFI Datasheet HTML 5Page - Integrated Device Technology IDT72V12081L15PFI Datasheet HTML 6Page - Integrated Device Technology IDT72V12081L15PFI Datasheet HTML 7Page - Integrated Device Technology IDT72V12081L15PFI Datasheet HTML 8Page - Integrated Device Technology IDT72V12081L15PFI Datasheet HTML 9Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 2 / 9 page
background image
2
IDT72V10081/11081/12081/13081/14081 3.3V MULTIMEDIA FIFO
256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8
INDUSTRIALTEMPERATURERANGE
Symbol
Name
I/O
Description
D0-D7
Data Inputs
I
Data inputs for a 8-bit bus.
EF
Empty Flag
O
When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is
HIGH, the FIFO is not empty. EF is synchronized to RCLK.
FF
Full Flag
O
When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO
is not full. FF is synchronized to WCLK.
OE
OutputEnable
I
When OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a high-impedance
state.
Q0-Q7
DataOutputs
O
Data outputs for a 8-bit bus.
RCLK
Read Clock
I
Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN is asserted.
REN
Read Enable
I
When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK.
Data will not be read from the FIFO if the EF is LOW.
RS
Reset
I
When RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF
goes HIGH, and EF goes LOW. A Reset is required before an initial Write after power-up.
WCLK
WriteClock
I
Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable is asserted.
WEN
WriteEnable
I
When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. Data
will not be written into the FIFO if the FF is LOW.
VCC
Power
I
3.3V volt power supply.
GND
Ground
I
Ground pin.
TQFP (PR32-1, order code: PF)
TOP VIEW
PIN CONFIGURATION
PIN DESCRIPTIONS
WEN
WCLK
VCC
VCC
Q1
Q2
Q3
5
6
7
8
16
D6
GND
RCLK
GND
D7
27 26 25
24
23
22
21
29 28
32 31 30
9 1011 1213 1415
6161 drw02
1
2
3
4
20
19
18
17
INDEX
Q0
REN
DNC(1)
DNC(1)
NOTE:
1. DNC = Do Not Connect.


Similar Part No. - IDT72V12081L15PFI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V12071 IDT-IDT72V12071 Datasheet
162Kb / 10P
   3.3 VOLT DUAL MULTIMEDIA FIFO
IDT72V12071L15 IDT-IDT72V12071L15 Datasheet
162Kb / 10P
   3.3 VOLT DUAL MULTIMEDIA FIFO
More results

Similar Description - IDT72V12081L15PFI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V10071 IDT-IDT72V10071 Datasheet
162Kb / 10P
   3.3 VOLT DUAL MULTIMEDIA FIFO
IDT72V01 IDT-IDT72V01_12 Datasheet
301Kb / 12P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO
IDT72V271 IDT-IDT72V271 Datasheet
310Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V285 IDT-IDT72V285 Datasheet
213Kb / 25P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V06 IDT-IDT72V06 Datasheet
149Kb / 12P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO
IDT72V275 IDT-IDT72V275_14 Datasheet
205Kb / 25P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V261LA IDT-IDT72V261LA_14 Datasheet
361Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V255LA IDT-IDT72V255LA_14 Datasheet
366Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V281 IDT-IDT72V281_14 Datasheet
222Kb / 26P
   3.3 VOLT CMOS SuperSync FIFO
logo
Renesas Technology Corp
IDT72V01 RENESAS-IDT72V01 Datasheet
288Kb / 13P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO
NOVEMBER 2017
More results


Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com