DIR

OE

A1

B1

To Seven Other Channels

2

3

22

21

10

SN74LVC8T245-EP

SCES770A – DECEMBER 2008 – REVISED MARCH 2017

www.ti.com

Product Folder Links: SN74LVC8T245-EP

Submit Documentation Feedback

Copyright © 2008–2017, Texas Instruments Incorporated

9 Detailed Description

9.1 Overview

The SN74LVC8T245-EP is an 8-bit, dual supply non-inverting voltage level translation. Pin Ax and direction

from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The high on DIR allows data

transmission from A to B and a low on DIR allows data transmission from B to A.

9.2 Functional Block Diagram

Figure 2. Logic Diagram (Positive Logic)

9.3 Feature Description

9.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V

Power-Supply Range

translating between any of the voltage nodes (1.8 V, 2.5 V, 3.3 V and 5 V).

9.4 Device Functional Modes

When OE is low and DIR is high, data transmission is from A to B. When OE is low and DIR is low, data

transmission is from B to A. When OE is high, both output ports will be high-impedance.

(1)

Input circuits of the data I/Os are always active.

(Each 8-Bit Section)

CONTROL INPUTS

OUTPUT CIRCUITS

OPERATION

OE

DIR

A PORT

B PORT

L

L

Enabled

Hi-Z

B data to A bus

L

H

Hi-Z

Enabled

A data to B bus

H

X

Hi-Z

Hi-Z

Isolation