ADG836YCP-REEL7 datasheet(2/12 Pages) AD

Part #	ADG836YCP-REEL7

Description	0.5CMOS 1.65 V TO 3.6 V Dual SPDT/2:1 MUX

Download	12 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

2 / 12 page

–2–

ADG836–SPECIFICATIONS1

ADG836

–3–

–40C

Parameter

+25C to +85C to +125C

Unit

Test Conditions/Comments

ANALOG SWITCH

Analog Signal Range

0 V to VDD

V

VDD = 2.7 V

On Resistance (RON)

0.5



typ

VDD = 2.7 V, VS = 0 V to VDD, IS = 10 mA;

0.65

0.75

0.8



max

Test Circuit 1

On Resistance Match between

0.04



typ

VDD = 2.7 V, VS = 0.65 V, IS = 10 mA

Channels (RON)

0.075

0.08



max

On Resistance Flatness (RFLAT (ON))

0.1



typ

VDD = 2.7 V, VS = 0 V to VDD,

0.15

0.16



max

IS = 10 mA

LEAKAGE CURRENTS

VDD = 3.6 V

Source Off Leakage IS (OFF)

±0.2

nA typ

VS = 0.6 V/3.3 V, VD = 3.3 V/0.6 V;

±1

±10

±100

nA max

Test Circuit 2

Channel On Leakage ID, IS (ON)

±0.2

nA typ

VS = VD = 0.6 V or 3.3 V; Test Circuit 3

±1

±15

±120

nA max

DIGITAL INPUTS

Input High Voltage, VINH

2

V min

Input Low Voltage, VINL

0.8

V max

Input Current

IINL or IINH

0.005

µA typ

VIN = VINL or VINH

±0.1

µA max

CIN, Digital Input Capacitance

4

pF typ

DYNAMIC CHARACTERISTICS2

tON

21

ns typ

RL = 50 , CL = 35 pF

26

28

29

ns max

VS = 1.5 V/0 V; Test Circuit 4

tOFF

4

ns typ

RL = 50 , CL = 35 pF

7

8

9

ns max

VS = 1.5 V; Test Circuit 4

Break-before-Make Time Delay (tBBM)

17

ns typ

RL = 50 , CL = 35 pF

5

ns min

VS1 = VS2 = 1.5 V; Test Circuit 5

Charge Injection

40

pC typ

VS = 1.5 V, RS = 0 , CL = 1 nF;

Test Circuit 6

Off Isolation

–67

dB typ

RL = 50 , CL = 5 pF, f = 100 kHz;

Test Circuit 7

Channel-to-Channel Crosstalk

–90

dB typ

S1A–S2A/S1B–S2B;

RL = 50 , CL = 5 pF, f = 100 kHz;

Test Circuit 10

–67

dB typ

S1A–S1B/S2A–S2B;

RL = 50 , CL = 5 pF, f = 100 kHz;

Test Circuit 9

Total Harmonic Distortion (THD + N)

0.02

%

RL = 32 , f = 20 Hz to 20 kHz,

VS = 2 V p-p

Insertion Loss

–0.05

dB typ

RL = 50 , CL = 5 pF;Test Circuit 8

–3 dB Bandwidth

57

MHz typ

RL = 50 , CL = 5 pF; Test Circuit 8

CS (OFF)

25

pF typ

CD, CS (ON)

75

pF typ

POWER REQUIREMENTS

VDD = 3.6 V

IDD

0.003

µA typ

Digital Inputs = 0 V or 3.6 V

1

4

µA max

NOTES

1Temperature range is as follows: Y version: –40°C to +125°C.

2Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

(VDD = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.)

REV. 0

Similar Part No. - ADG836YCP-REEL7

Manufacturer	Part #	Datasheet	Description
Analog Devices	ADG836YCP-REEL7	563Kb / 16P	0.5 ohm CMOS 1.65V TO 3.6V Dual SPDT/2:1 MUX REV. A

More results

Similar Description - ADG836YCP-REEL7

Manufacturer	Part #	Datasheet	Description
Analog Devices	ADG836	563Kb / 16P	CMOS 1.65 V TO 3.6 V Dual SPDT/2:1 MUX REV. A
	ADG836L	419Kb / 16P	CMOS 1.65 V to 3.6 V Dual SPDT/2:1 MUX REV. A
	ADG836L	418Kb / 16P	0.5 OHM CMOS 1.65 V to 3.6 V Dual SPDT/2:1 MUX REV. A
	ADG839	436Kb / 16P	0.35 ohm CMOS 1.65 V to 3.6 V Single SPDT Switch/2:1 MUX REV. 0
	ADG824	360Kb / 16P	0.5 廓 CMOS 1.65 V to 3.6 V Dual SPDT/2:1 Mux in Mini LFCSP Package REV. 0
	EVAL-ADG824	228Kb / 8P	Evaluation Board for ADG824, 0.5 廓 CMOS, 1.65 V to 3.6 V, Dual SPDT/2:1 Mux in Mini LFCSP REV. 0
	ADG936	524Kb / 17P	CMOS, 1.65 V to 2.75 V, Dual SPDT REV. B
	ADG936R	524Kb / 17P	CMOS, 1.65 V to 2.75 V, Dual SPDT REV. B
	ADG918	120Kb / 4P	Wideband, 43dB Isolation 1GHz, CMOS 1.65 V to 2.75V, 2:1 Mux/SPDT Switches REV. PrC Sept 2002
	ADG904	517Kb / 17P	CMOS 1.65 V to 2.75 V, 4:1 Mux/SP4T REV. C

More results

ADG836YCP-REEL7 Datasheet(PDF) 2 Page - Analog Devices

ADG836YCP-REEL7 Datasheet(HTML) 2 Page - Analog Devices

Similar Part No. - ADG836YCP-REEL7

Similar Description - ADG836YCP-REEL7

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL