Electronic Components Datasheet Search |
|
IDT70V7399S166DD Datasheet(PDF) 6 Page - Integrated Device Technology |
|
IDT70V7399S166DD Datasheet(HTML) 6 Page - Integrated Device Technology |
6 / 22 page 6.42 6 IDT70V7399S High-Speed 128K x 18 Synchronous Bank-Switchable Dual-Port Static RAM Industrial and Commercial Temperature Ranges NOTES: 1. "H" = VIH, "L" = VIL, "X" = Don't Care. 2. ADS, CNTEN, REPEAT are set as appropriate for address access. Refer to Truth Table II for details. 3. OE is an asynchronous input signal. 4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here. Truth Table IRead/Write and Enable Control(1,2,3,4) OE3 CLK CE0 CE1 UB LB R/W Upper Byte I/O9-17 Lower Byte I/O0-8 MODE X ↑ H X X X X High-Z High-Z Deselected–Power Down X ↑ X L X X X High-Z High-Z Deselected–Power Down X ↑ L H H H X High-Z High-Z All Bytes Deselected X ↑ L HHL L High-Z DIN Write to Lower Byte Only X ↑ LH LH L DIN High-Z Write to Upper Byte Only X ↑ LH L L L DIN DIN Write to both Bytes L ↑ L HHL H High-Z DOUT Read Lower Byte Only L ↑ LH LH H DOUT High-Z Read Upper Byte Only L ↑ LH L L H DOUT DOUT Read both Bytes H X X X X X X High-Z High-Z Outputs Disabled 5630 tbl 02 Truth Table IIAddress and Address Counter Control(1,2,7) NOTES: 1. "H" = VIH, "L" = VIL, "X" = Don't Care. 2. Read and write operations are controlled by the appropriate setting of R/ W, CE0, CE1, UB/LB and OE. 3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle. 4. ADS and REPEAT are independent of all other memory control signals including CE0, CE1 and UB/LB. 5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other memory control signals including CE0, CE1, UB/LB. 6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location. 7. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0. Refer to Timing Waveform of Counter Repeat, page 18. Care should be taken during operation to avoid having both counters point to the same bank (i.e., ensure BA0L - BA5L ≠ BA0R - BA5R), as this condition will invalidate the access for both ports. Please refer to the functional description on page 19 for details. Address Previous Address Addr Used CLK ADS CNTEN REPEAT(6) I/O(3) MODE An X An ↑ L(4) XH DI/O (n) External Address Used XAn An + 1 ↑ H L(5) HDI/O(n+1) Counter Enabled—Internal Address generation X An + 1 An + 1 ↑ HH H DI/O(n+1) External Addre ss Blocked—Counter disab led (An + 1 reused) XX An ↑ XX L(4) DI/O(0) Counter Set to last valid ADS load 5630 tbl 03 |
Similar Part No. - IDT70V7399S166DD |
|
Similar Description - IDT70V7399S166DD |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |