Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

82P33731ABAG Datasheet(PDF) 9 Page - Integrated Device Technology

Part # 82P33731ABAG
Description  Synchronous Equipment Timing Source for 10G/ 40G/ 100G Synchronous Ethernet
Download  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

82P33731ABAG Datasheet(HTML) 9 Page - Integrated Device Technology

Back Button 82P33731ABAG Datasheet HTML 5Page - Integrated Device Technology 82P33731ABAG Datasheet HTML 6Page - Integrated Device Technology 82P33731ABAG Datasheet HTML 7Page - Integrated Device Technology 82P33731ABAG Datasheet HTML 8Page - Integrated Device Technology 82P33731ABAG Datasheet HTML 9Page - Integrated Device Technology 82P33731ABAG Datasheet HTML 10Page - Integrated Device Technology 82P33731ABAG Datasheet HTML 11Page - Integrated Device Technology 82P33731ABAG Datasheet HTML 12Page - Integrated Device Technology 82P33731ABAG Datasheet HTML 13Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 68 page
background image
9
©2016 Integrated Device Technology, Inc.
Revision 5, December 8, 2016
82P33731 Datasheet
2
PIN DESCRIPTION
Table 1: Pin Description
Pin No.
Name
I/O
Type
Description
Global Control Signal
E1
OSCI
I
CMOS
OSCI: Crystal Oscillator System Clock
A clock provided by a crystal oscillator is input on this pin. It is the system clock for the
device. The oscillator frequency is selected via pins XO_FREQ0 ~ XO_FREQ2
K8
MS/SL
I
pull-up
CMOS
MS/SL: Master / Slave Selection
This pin, together with the MS_SL_CTRL bit, controls whether the device is configured as the
Master or as the Slave. The signal level on this pin is reflected by the MASTER_SLAVE bit.
A11
SONET/SDH/
LOS3
I
pull-down
CMOS
SONET/SDH: SONET / SDH Frequency Selection
During reset, this pin determines the default value of the IN_SONET_SDH bit (b2, 09H):
High: The default value of the IN_SONET_SDH bit is ‘1’ (SONET);
Low: The default value of the IN_SONET_SDH bit is ‘0’ (SDH).
After reset, this pin takes on the operation of LOS3
LOS3- This pin is used to disqualify input clocks. See input clocks section for more details.
K6
RSTB
I
pull-up
CMOS
RSTB: Reset
Refer to section 2.2 reset operation for detail.
H1
J1
J2
XO_FREQ0/
LOS0
XO_FREQ1/
LOS1
XO_FREQ2/
LOS2
I
pull-down
CMOS
XO_FREQ0 ~ XO_FREQ2: These pins set the oscillator frequency.
XO_FREQ[2:0] Oscillator Frequency (MHz)
000
10.000
001
12.800
010
13.000
011
19.440
100
20.000
101
24.576
110
25.000
111
30.720
LOS0 ~ LOS2 - These pins are used to disqualify input clocks. See input clocks section for
more details. After reset, this pin takes on the operation of LOS0-LOS2
Input Clock and Frame Synchronization Input Signal
K10
IN1
I
AMI
IN1: Input Clock 1
A 64 kHz + 8 kHz or 64 kHz + 8 kHz + 0.4 kHz composite clock is input on this pin.
AMI input has internal 1k ohm to 1.5V termination.
K9
IN2
I
AMI
IN2: Input Clock 2
A 64 kHz + 8 kHz or 64 kHz + 8 kHz + 0.4 kHz composite clock is input on this pin.
AMI input has internal 1k ohm to 1.5V termination.
M12
M11
IN3_POS
IN3_NEG
I
PECL/LVDS
IN3_POS / IN3_NEG: Positive / Negative Input Clock 3
A reference clock is input on this pin.This pin can also be used as a sync input, and in this
case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.
L12
L11
IN4_POS
IN4_NEG
I
PECL/LVDS
IN4_POS / IN4_NEG: Positive / Negative Input Clock 4
A reference clock is input on this pin.This pin can also be used as a sync input, and in this
case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.
K12
K11
IN5_POS
IN5_NEG
I
PECL/LVDS
IN5_POS / IN5_NEG: Positive / Negative Input Clock 5
A reference clock is input on this pin.This pin can also be used as a sync input, and in this
case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.
J12
J11
IN6_POS
IN6_NEG
I
PECL/LVDS
IN6_POS / IN6_NEG: Positive / Negative Input Clock 6
A reference clock is input on this pin.This pin can also be used as a sync input, and in this
case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.
G12
G11
IN7_POS
IN7_NEG
I
PECL/LVDS
IN7_POS / IN7_NEG: Positive / Negative Input Clock 7
A reference clock is input on this pin.This pin can also be used as a sync input, and in this
case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.
F12
F11
IN8_POS
IN8_NEG
I
PECL/LVDS
IN8_POS / IN8_NEG: Positive / Negative Input Clock 8
A reference clock is input on this pin.This pin can also be used as a sync input, and in this
case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.


Similar Part No. - 82P33731ABAG

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
82P33731ABAG IDT-82P33731ABAG Datasheet
848Kb / 65P
   Synchronous Equipment Timing Source
More results

Similar Description - 82P33731ABAG

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
82P33731 RENESAS-82P33731 Datasheet
1Mb / 66P
   Synchronous Equipment Timing Source for 10G/40G/100G Synchronous Ethernet
August 28, 2017
logo
Integrated Device Techn...
82P33731 IDT-82P33731 Datasheet
343Kb / 12P
   Synchronous Equipment Timing Source for 10G/ 40G Synchronous Ethernet
82P33714 IDT-82P33714 Datasheet
241Kb / 13P
   Synchronous Equipment Timing Source for Synchronous Ethernet
82P33714 IDT-82P33714_17 Datasheet
878Kb / 64P
   Synchronous Equipment Timing Source for Synchronous Ethernet
logo
Renesas Technology Corp
82P33714 RENESAS-82P33714 Datasheet
1Mb / 63P
   Synchronous Equipment Timing Source for Synchronous Ethernet
August 21, 2018
82P33741 RENESAS-82P33741 Datasheet
1Mb / 59P
   Port Synchronizer for IEEE 1588 and 10G/ 40G/ 100G Synchronous Ethernet
September 15, 2017
logo
Integrated Device Techn...
82P33731 IDT-82P33731_17 Datasheet
848Kb / 65P
   Synchronous Equipment Timing Source
82P33714 IDT-82P33714_18 Datasheet
1Mb / 63P
   Synchronous Equipment Timing Source
82P33810 IDT-82P33810_17 Datasheet
270Kb / 11P
   Synchronization Management Unit for IEEE 1588 and 10G/40G/100G Synchronous Ethernet
logo
Renesas Technology Corp
82P33831 RENESAS-82P33831 Datasheet
1Mb / 75P
   Synchronization Management Unit for IEEE 1588 and 10G/40G/100G Synchronous Ethernet
July 10, 2018
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com