Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS4C16M16SA-6BIN Datasheet(PDF) 8 Page - Alliance Semiconductor Corporation

Part # AS4C16M16SA-6BIN
Description  Operating temperature range
Download  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS4C16M16SA-6BIN Datasheet(HTML) 8 Page - Alliance Semiconductor Corporation

Back Button AS4C16M16SA-6BIN Datasheet HTML 4Page - Alliance Semiconductor Corporation AS4C16M16SA-6BIN Datasheet HTML 5Page - Alliance Semiconductor Corporation AS4C16M16SA-6BIN Datasheet HTML 6Page - Alliance Semiconductor Corporation AS4C16M16SA-6BIN Datasheet HTML 7Page - Alliance Semiconductor Corporation AS4C16M16SA-6BIN Datasheet HTML 8Page - Alliance Semiconductor Corporation AS4C16M16SA-6BIN Datasheet HTML 9Page - Alliance Semiconductor Corporation AS4C16M16SA-6BIN Datasheet HTML 10Page - Alliance Semiconductor Corporation AS4C16M16SA-6BIN Datasheet HTML 11Page - Alliance Semiconductor Corporation AS4C16M16SA-6BIN Datasheet HTML 12Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 55 page
background image
AS4C16M16SA-C&I
Confidential
7
Rev. 3.0
Mar. /2015
Commands
1
BankActivate
(RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A12 = Row Address)
The BankActivate command activates the idle bank designated by the BA0, 1 signals. By latching the
row address on A0 to A12 at the time of this command, the selected row access is initiated. The read or
write operation in the same bank can occur after a time delay of tRCD(min.) from the time of bank activation.
A subsequent BankActivate command to a different row in the same bank can only be issued after the
previous active row has been precharged (refer to the following figure). The minimum time interval between
successive BankActivate commands to the same bank is defined by tRC(min.). The SDRAM has four internal
banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the
back-to-back activation of the two banks. tRRD(min.) specifies the minimum time required between activating
different banks. After this command is used, the Write command and the Block Write command perform the
no mask write operation.
CLK
COMMAND
T0
T1
ADDRESS
T2
T3
Tn+3
Tn+4
Tn+5
Tn+6
RAS# - CAS# delay(tRCD)
RAS# - RAS# delay time(tRRD)
RAS# - Cycle time(tRC)
AutoPrecharge
Begin
Bank A
Row Addr.
Bank A
Col Addr.
Bank B
Row Addr.
Bank A
Row Addr.
Bank A
Activate
NOP
NOP
R/W A with
AutoPrecharge
Bank B
Activate
NOP
NOP
Bank A
Activate
Don’t Care
Figure 3. BankActivate Command Cycle (Burst Length = n)
2
BankPrecharge command
(RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9, A11 and A12 = Don't care)
The BankPrecharge command precharges the bank designated by BA signal. The precharged bank is
switched from the active state to the idle state. This command can be asserted anytime after tRAS(min.) is
satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is
specified by tRAS(max.). Therefore, the precharge function must be performed in any active bank within
tRAS(max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be activated
again.
3
PrechargeAll command
(RAS# = "L", CAS# = "H", WE# = "L", BAs =
Don’t care, A10 = "H", A0-A9, A11 and A12 = Don't care)
The PrechargeAll command precharges all banks simultaneously and can be issued even if all banks
are not in the active state. All banks are then switched to the idle state.
4
Read command
(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A8 = Column Address)
The Read command is used to read a burst of data on consecutive clock cycles from an active row in
an active bank. The bank must be active for at least tRCD(min.) before the Read command is issued. During
read bursts, the valid data-out element from the starting column address will be available following the CAS
latency after the issue of the Read command. Each subsequent data-out element will be valid by the next
positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst
unless other command is initiated. The burst length, burst sequence, and CAS latency are determined by
the mode register, which is already programmed. A full-page burst will continue until terminated (at the end
of the page it will wrap to column 0 and continue).


Similar Part No. - AS4C16M16SA-6BIN

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS4C16M16SA-6BIN ALSC-AS4C16M16SA-6BIN Datasheet
1Mb / 55P
   256M ??(16Mx16bit) Synchronous DRAM (SDRAM)
AS4C16M16SA-6BIN ALSC-AS4C16M16SA-6BIN Datasheet
1Mb / 54P
   Fully synchronous operation
More results

Similar Description - AS4C16M16SA-6BIN

ManufacturerPart #DatasheetDescription
logo
Murata Manufacturing Co...
GRM0115C1ER30CE01 MURATA-GRM0115C1ER30CE01 Datasheet
48Kb / 1P
   Operating temperature range
GRM0115C1ER40BE01 MURATA-GRM0115C1ER40BE01 Datasheet
48Kb / 1P
   Operating temperature range
GRM0115C1ER60BE01 MURATA-GRM0115C1ER60BE01 Datasheet
48Kb / 1P
   Operating temperature range
GRM0115C1ER80BE01 MURATA-GRM0115C1ER80BE01 Datasheet
48Kb / 1P
   Operating temperature range
GRM0115C1E9R5CE01 MURATA-GRM0115C1E9R5CE01 Datasheet
48Kb / 1P
   Operating temperature range
GRM0222C1E2R3BDAE MURATA-GRM0222C1E2R3BDAE Datasheet
50Kb / 1P
   Operating temperature range
GRM0222C1E2R6BDAE MURATA-GRM0222C1E2R6BDAE Datasheet
50Kb / 1P
   Operating temperature range
GRM0222C1E2R6WDAE MURATA-GRM0222C1E2R6WDAE Datasheet
50Kb / 1P
   Operating temperature range
GRM0222C1E3R4BDAE MURATA-GRM0222C1E3R4BDAE Datasheet
50Kb / 1P
   Operating temperature range
GRM0222C1E3R7WDAE MURATA-GRM0222C1E3R7WDAE Datasheet
50Kb / 1P
   Operating temperature range
GRM0222C1E330GA02 MURATA-GRM0222C1E330GA02 Datasheet
92Kb / 2P
   Operating temperature range
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com