Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

723652L12PFG Datasheet(PDF) 11 Page - Integrated Device Technology

Part # 723652L12PFG
Description  CMOS SyncBiFIFOTM
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

723652L12PFG Datasheet(HTML) 11 Page - Integrated Device Technology

Back Button 723652L12PFG Datasheet HTML 7Page - Integrated Device Technology 723652L12PFG Datasheet HTML 8Page - Integrated Device Technology 723652L12PFG Datasheet HTML 9Page - Integrated Device Technology 723652L12PFG Datasheet HTML 10Page - Integrated Device Technology 723652L12PFG Datasheet HTML 11Page - Integrated Device Technology 723652L12PFG Datasheet HTML 12Page - Integrated Device Technology 723652L12PFG Datasheet HTML 13Page - Integrated Device Technology 723652L12PFG Datasheet HTML 14Page - Integrated Device Technology 723652L12PFG Datasheet HTML 15Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 29 page
background image
11
COMMERCIALTEMPERATURERANGE
IDT723652/723662/723672 CMOS SyncBiFIFOTM
2,048 x 36 x 2, 4,096 x 36 x 2 and 8,192 x 36 x 2
for the IDT723652, IDT723662, or IDT723672, respectively. The highest
numbered input is used as the most significant bit of the binary number in each
case. Validprogrammingvaluesfortheregistersrangesfrom1to2,044forthe
IDT723652; 1 to 4,092 for the IDT723662; and 1 to 8,188 for the IDT723672.
After all the offset registers are programmed from port A, the port B Full/Input
Ready flag (
FFB/IRB) is set HIGH, and both FIFOs begin normal operation.
See Figure 3 for relevant offset register parallel programming timing diagram.
FIFO WRITE/READ OPERATION
ThestateoftheportAdata(A0-A35)outputsiscontrolledbyportAChipSelect
(
CSA) and port A Write/Read select (W/RA). The A0-A35 outputs are in the
high-impedancestatewheneither
CSAorW/RAisHIGH. TheA0-A35outputs
are active when both
CSA and W/RA are LOW.
Data is loaded into FIFO1 from the A0-A35 inputs on a LOW-to-HIGH
transition of CLKA when
CSA is LOW, W/RA is HIGH, ENA is HIGH , MBA is
LOW, and
FFA/IRA is HIGH. Data is read from FIFO2 to the A0-A35 outputs
by a LOW-to-HIGH transition of CLKA when
CSAisLOW,W/RAisLOW,ENA
is HIGH, MBA is LOW, and
EFA/ORAisHIGH(seeTable2). FIFOreadsand
writes on port A are independent of any concurrent port B operation. Write and
Read cycle timing diagrams for Port A can be found in Figure 4 and 7.
The port B control signals are identical to those of port A with the exception
thattheportBWrite/Readselect(
W/RB)istheinverseoftheportAWrite/Read
select(W/
RA).ThestateoftheportBdata(B0-B35)outputsiscontrolledbythe
port B Chip Select (
CSB) and port B Write/Read select (W/RB). The B0-B35
outputs are in the high-impedance state when either
CSB is HIGH orW/RBis
LOW. The B0-B35 outputs are active when
CSB is LOW and W/RB is HIGH.
Data is loaded into FIFO2 from the B0-B35 inputs on a LOW-to-HIGH
transitionofCLKBwhen
CSBisLOW,W/RBisLOW,ENBisHIGH,MBBisLOW,
and
FFB/IRB is HIGH. Data is read from FIFO1 to the B0-B35 outputs by a
LOW-to-HIGH transition of CLKB when
CSB is LOW, W/RB is HIGH, ENB is
HIGH, MBB is LOW, and
EFB/ORB is HIGH (see Table 3). FIFO reads and
writes on port B are independent of any concurrent port A operation. Write and
Read cycle timing diagrams for Port B can be found in Figure 5 and 6.
ThesetupandholdtimeconstraintstotheportClocksfortheportChipSelects
andWrite/Readselectsareonlyforenablingwriteandreadoperationsandare
notrelatedtohigh-impedancecontrolofthedataoutputs. IfaportenableisLOW
during a clock cycle, the port’s Chip Select and Write/Read select may change
states during the setup and hold time window of the cycle.
WhenoperatingtheFIFOinFWFTmodeandtheOutputReadyflagisLOW,
the next word written is automatically sent to the FIFO’s output register by the
LOW-to-HIGHtransitionoftheportclockthatsetstheOutputReadyflagHIGH.
When the Output Ready flag is HIGH, subsequent data is clocked to the output
registers only when a read is selected using the port’s Chip Select, Write/Read
select, Enable, and Mailbox select.
When operating the FIFO in IDT Standard mode, the first word will cause
the Empty Flag to change state on the second LOW-to-HIGH transition of the
Read Clock. The data word will not be automatically sent to the output register.
Instead, data residing in the FIFO's memory array is clocked to the output
register only when a read is selected using the port’s Chip Select, Write/Read
select, Enable, and Mailbox select.
CSB
W/RB
ENB
MBB
CLKB
Data B (B0-B35) I/O
Port Function
H
X
X
X
X
High-Impedance
None
L
L
L
X
X
Input
None
LL
H
L
Input
FIFO2 write
LL
H
H
Input
Mail2 write
L
H
L
L
X
Output
None
LH
H
L
Output
FIFO1 read
L
H
L
H
X
Output
None
LH
H
H
Output
Mail1 read (set
MBF1 HIGH)
TABLE 3 — PORT B ENABLE FUNCTION TABLE
TABLE 2 — PORT A ENABLE FUNCTION TABLE
CSA
W/
RA
ENA
MBA
CLKA
Data A (A0-A35) I/O
Port Function
H
X
X
X
X
High-Impedance
None
L
H
L
X
X
Input
None
LH
H
L
Input
FIFO1 write
LH
H
H
Input
Mail1 write
L
L
L
L
X
Output
None
LL
H
L
Output
FIFO2 read
L
L
L
H
X
Output
None
LL
H
H
Output
Mail2 read (set
MBF2 HIGH)


Similar Part No. - 723652L12PFG

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
723652L12PFG RENESAS-723652L12PFG Datasheet
703Kb / 30P
   CMOS SyncBiFIFOTM
FEBRUARY 2009
More results

Similar Description - 723652L12PFG

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT72605 RENESAS-IDT72605 Datasheet
490Kb / 18P
   CMOS SyncBiFIFOTM
FEBRUARY 2009
logo
Integrated Device Techn...
IDT72605 IDT-IDT72605_13 Datasheet
322Kb / 17P
   CMOS SyncBiFIFOTM
logo
Renesas Technology Corp
IDT723652 RENESAS-IDT723652 Datasheet
703Kb / 30P
   CMOS SyncBiFIFOTM
FEBRUARY 2009
72V3672 RENESAS-72V3672 Datasheet
399Kb / 30P
   3.3 VOLT CMOS SyncBiFIFOTM
APRIL 2017
logo
Integrated Device Techn...
IDT72V3672 IDT-IDT72V3672 Datasheet
206Kb / 29P
   3.3 VOLT CMOS SyncBiFIFOTM
IDT723624 IDT-IDT723624 Datasheet
356Kb / 35P
   CMOS SyncBiFIFOTM WITH BUS-MATCHING
logo
Renesas Technology Corp
IDT723624 RENESAS-IDT723624 Datasheet
250Kb / 35P
   CMOS SyncBiFIFOTM WITH BUS-MATCHING
MARCH 2018
logo
Integrated Device Techn...
IDT72V36104 IDT-IDT72V36104 Datasheet
424Kb / 36P
   3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING
logo
Renesas Technology Corp
IDT723612 RENESAS-IDT723612 Datasheet
611Kb / 26P
   CMOS SyncBiFIFOTM 64 x 36 x 2
FEBRUARY 2009
72V3612 RENESAS-72V3612 Datasheet
291Kb / 25P
   3.3 VOLT CMOS SyncBiFIFOTM 64 x 36 x 2
Feb.19.20
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com