MDT13P02

This specification are subject to be changed without notice. Any latest information

please preview http;//www.mdtic.com.tw

P. 6

2011/9 Ver. 1.1

(1) IAR (Indirect Address Register): R00

Addressing this location will use the content of MSR to address data memory (not a physical register)

(2) TMR0: R01

(3) PC (Program Counter): R02, R0A

(4) STATUS (Status register): R03

Bit

Symbol

Function

0

C

Carry bit

1

HC

Half Carry bit

2

Z

Zero bit

3

/PF

Power down bit

4

/TF

WDT timer overflow bit

5

RP0

Register Bank select bit

0: 00h~7Fh (Bank0)

1: 80h~FFh (Bank1)

7~6

--

General purpose bit

(5) MSR (Memory Bank Select Register): R04

Memory Bank Select Register:

0: 00h~7Fh (Bank0)

1: 80h~FFh (Bank1)

b7

b6

b5

b4

b3

b2

b1

b0

Indirect Addressing Mode

(6) PORT A: R05

PA7~PA0, PORTA data register

(7) PORT B: R06

PB7~PB0, PORTB data register

(8) PCHLAT: R0A

Write buffer for the upper 4 bits of the Program counter