Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

GS8342TT07BD-400 Datasheet(PDF) 7 Page - GSI Technology

Part # GS8342TT07BD-400
Description  36Mb SigmaDDR-IITM Burst of 2 SRAM
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GSI [GSI Technology]
Direct Link  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8342TT07BD-400 Datasheet(HTML) 7 Page - GSI Technology

Back Button GS8342TT07BD-400 Datasheet HTML 3Page - GSI Technology GS8342TT07BD-400 Datasheet HTML 4Page - GSI Technology GS8342TT07BD-400 Datasheet HTML 5Page - GSI Technology GS8342TT07BD-400 Datasheet HTML 6Page - GSI Technology GS8342TT07BD-400 Datasheet HTML 7Page - GSI Technology GS8342TT07BD-400 Datasheet HTML 8Page - GSI Technology GS8342TT07BD-400 Datasheet HTML 9Page - GSI Technology GS8342TT07BD-400 Datasheet HTML 10Page - GSI Technology GS8342TT07BD-400 Datasheet HTML 11Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 31 page
background image
GS8342TT07/10/19/37BD-450/400/350/333/300
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 6/2012
7/30
© 2011, GSI Technology
Background
Common I/O SRAMs, from a system architecture point of view, are attractive in read dominated or block transfer applications.
Therefore, the SigmaDDR-II+ SRAM interface and truth table are optimized for burst reads and writes. Common I/O SRAMs are
unpopular in applications where alternating reads and writes are needed because bus turnaround delays can cut high speed
Common I/O SRAM data bandwidth in half.
Burst Operations
Read and write operations are "Burst" operations. In every case where a read or write command is accepted by the SRAM, it will
respond by issuing or accepting two beats of data, executing a data transfer on subsequent rising edges of K and K, as illustrated in
the timing diagrams. It is not possible to stop a burst once it starts. Two beats of data are always transferred. This means that it is
possible to load new addresses every K clock cycle. Addresses can be loaded less often, if intervening deselect cycles are inserted.
Deselect Cycles
Chip Deselect commands are pipelined to the same degree as read commands. This means that if a deselect command is applied to
the SRAM on the next cycle after a read command captured by the SRAM, the device will complete the two beat read data transfer
and then execute the deselect command, returning the output drivers to High-Z. A high on the LD pin prevents the RAM from
loading read or write command inputs and puts the RAM into deselect mode as soon as it completes all outstanding burst transfer
operations.
SigmaDDR-II+ B2 SRAM Read Cycles
The SRAM executes pipelined reads. The status of the Address, LD and R/W pins are evaluated on the rising edge of K. The read
command (LD low and R/W high) is clocked into the SRAM by a rising edge of K.
SigmaDDR-II+ B2 SRAM Write Cycles
The status of the Address, LD and R/W pins are evaluated on the rising edge of K. The SRAM executes "late write" data transfers.
Data in is due at the device inputs on the rising edge of K following the rising edge of K clock used to clock in the write command
(LD and R/W low) and the write address. To complete the remaining beat of the burst of two write transfer, the SRAM captures
data in on the next rising edge of K, for a total of two transfers per address load.
Special Functions
Byte Write and Nybble Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 2-beat data transfer. The x18
version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, “Nybble
Write Enable” and “NWx” may be substituted in all the discussion above.


Similar Part No. - GS8342TT07BD-400

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS8342T08 GSI-GS8342T08 Datasheet
494Kb / 35P
   36Mb SigmaDDR-IITM Burst of 2 SRAM
GS8342T08E GSI-GS8342T08E Datasheet
1Mb / 37P
   36Mb SigmaCIO DDR-II Burst of 2 SRAM
GS8342T08E-167 GSI-GS8342T08E-167 Datasheet
1Mb / 37P
   36Mb SigmaCIO DDR-II Burst of 2 SRAM
GS8342T08E-167I GSI-GS8342T08E-167I Datasheet
1Mb / 37P
   36Mb SigmaCIO DDR-II Burst of 2 SRAM
GS8342T08E-200 GSI-GS8342T08E-200 Datasheet
1Mb / 37P
   36Mb SigmaCIO DDR-II Burst of 2 SRAM
More results

Similar Description - GS8342TT07BD-400

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS82582TT20 GSI-GS82582TT20 Datasheet
438Kb / 24P
   288Mb SigmaDDR-IITM Burst of 2 SRAM
GS8182T19 GSI-GS8182T19 Datasheet
342Kb / 27P
   18Mb SigmaDDR-IITM Burst of 2 SRAM
GS82582T20 GSI-GS82582T20 Datasheet
444Kb / 26P
   288Mb SigmaDDR-IITM Burst of 2 SRAM
GS82582T19 GSI-GS82582T19 Datasheet
477Kb / 27P
   288Mb SigmaDDR-IITM Burst of 2 SRAM
GS82582TT19 GSI-GS82582TT19 Datasheet
474Kb / 26P
   288Mb SigmaDDR-IITM Burst of 2 SRAM
GS8342T08 GSI-GS8342T08 Datasheet
494Kb / 35P
   36Mb SigmaDDR-IITM Burst of 2 SRAM
GS8342Q07 GSI-GS8342Q07 Datasheet
407Kb / 28P
   36Mb SigmaQuad-IITM Burst of 2 SRAM
GS8342QT19BGD-300I GSI-GS8342QT19BGD-300I Datasheet
503Kb / 29P
   36Mb SigmaQuad-IITM Burst of 2 SRAM
8342QT07101937B GSI-8342QT07101937B Datasheet
503Kb / 29P
   36Mb SigmaQuad-II TM Burst of 2 SRAM
GS8342QT07BD-250I GSI-GS8342QT07BD-250I Datasheet
503Kb / 29P
   36Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com