2 / 27 page
PRELIMINARY
CY7C1470V25
CY7C1472V25
CY7C1474V25
Document #: 38-05290 Rev. *E
Page 2 of 27
A0, A1, A
C
MODE
BWa
BWb
WE
CE1
CE2
CE3
OE
READ LOGIC
DQs
DQPa
DQPb
D
A
T
A
S
T
E
E
R
I
N
G
O
U
T
P
U
T
B
U
F
F
E
R
S
MEMORY
ARRAY
E
E
INPUT
REGISTER 0
ADDRESS
REGISTER 0
WRITE ADDRESS
REGISTER 1
WRITE ADDRESS
REGISTER 2
WRITE REGISTRY
AND DATA COHERENCY
CONTROL LOGIC
BURST
LOGIC
A0'
A1'
D1
D0
Q1
Q0
A0
A1
C
ADV/LD
ADV/LD
E
INPUT
REGISTER 1
S
E
N
S
E
A
M
P
S
O
U
T
P
U
T
R
E
G
I
S
T
E
R
S
E
CLK
CEN
WRITE
DRIVERS
ZZ
Sleep
Control
Logic Block Diagram-CY7C1472V25 (4M x 18)
Logic Block Diagram-CY7C1474V25 (1M x 72)
A0, A1, A
C
MODE
CE1
CE2
CE3
OE
READ LOGIC
DQs
DQPa
DQPb
DQPc
DQPd
DQPe
DQPf
DQPg
DQPh
D
A
T
A
S
T
E
E
R
I
N
G
O
U
T
P
U
T
B
U
F
F
E
R
S
MEMORY
ARRAY
E
E
INPUT
REGISTER 0
ADDRESS
REGISTER 0
WRITE ADDRESS
REGISTER 1
WRITE ADDRESS
REGISTER 2
BURST
LOGIC
A0'
A1'
D1
D0
Q1
Q0
A0
A1
C
ADV/LD
ADV/LD
E
INPUT
REGISTER 1
S
E
N
S
E
A
M
P
S
O
U
T
P
U
T
R
E
G
I
S
T
E
R
S
E
CLK
CEN
WRITE
DRIVERS
BWa
BWb
WE
ZZ
Sleep
Control
BWc
WRITE REGISTRY
AND DATA COHERENCY
CONTROL LOGIC
BWd
BWe
BWf
BWg
BWh
Selection Guide
CY7C1470V25-250
CY7C1472V25-250
CY7C1474V25-250
CY7C1470V25-200
CY7C1472V25-200
CY7C1474V25-200
CY7C1470V25-167
CY7C1472V25-167
CY7C1474V25-167
Unit
Maximum Access Time
3.0
3.0
3.4
ns
Maximum Operating Current
450
450
400
mA
Maximum CMOS Standby Current
120
120
120
mA
Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.