Electronic Components Datasheet Search |
|
AD7787BRM-REEL Datasheet(PDF) 5 Page - Analog Devices |
|
AD7787BRM-REEL Datasheet(HTML) 5 Page - Analog Devices |
5 / 20 page AD7787 Rev. 0 | Page 5 of 20 TIMING CHARACTERISTICS Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V (see Figure 3 and Figure 4). VDD = 2.5 V to 5.25 V; GND = 0 V, REFIN = 2.5 V, CDIV1 = CDIV0 = 0, Input Logic 0 = 0 V, Input Logic 1 = VDD, unless otherwise noted. Table 2. Parameter Limit at TMIN, TMAX (B Version) Unit Conditions/Comments t3 100 ns min SCLK High Pulse Width t4 100 ns min SCLK Low Pulse Width Read Operation t1 0 ns min CS Falling Edge to DOUT/RDY Active Time 60 ns max VDD = 4.75 V to 5.25 V 80 ns max VDD = 2.5 V to 3.6 V t21 0 ns min SCLK Active Edge to Data Valid Delay2 60 ns max VDD = 4.75 V to 5.25 V 80 ns max VDD = 2.5 V to 3.6 V t53, 4 10 ns min Bus Relinquish Time after CS Inactive Edge 80 ns max t6 100 ns max SCLK Inactive Edge to CS Inactive Edge t7 10 ns min SCLK Inactive Edge to DOUT/RDY High Write Operation t8 0 ns min CS Falling Edge to SCLK Active Edge Setup Time2 t9 30 ns min Data Valid to SCLK Edge Setup Time t10 25 ns min Data Valid to SCLK Edge Hold Time t11 0 ns min CS Rising Edge to SCLK Edge Hold Time 1 These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the VOL or VOH limits. 2 The SCLK active edge is the falling edge of SCLK. 3 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and, as such, are independent of external bus loading capacitances. 4 RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high, although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read only once. |
Similar Part No. - AD7787BRM-REEL |
|
Similar Description - AD7787BRM-REEL |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |