Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS42S16100C1 Datasheet(PDF) 2 Page - Integrated Silicon Solution, Inc

Part # IS42S16100C1
Description  512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
Download  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS42S16100C1 Datasheet(HTML) 2 Page - Integrated Silicon Solution, Inc

  IS42S16100C1 Datasheet HTML 1Page - Integrated Silicon Solution, Inc IS42S16100C1 Datasheet HTML 2Page - Integrated Silicon Solution, Inc IS42S16100C1 Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS42S16100C1 Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS42S16100C1 Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS42S16100C1 Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS42S16100C1 Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS42S16100C1 Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS42S16100C1 Datasheet HTML 9Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 79 page
background image
IS42S16100C1
ISSI®
2
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
Rev. A
07/21/04
PIN FUNCTIONS
Pin No.
Symbol
Type
Function (In Detail)
20 to 24
A0-A10
Input Pin
A0 to A10 are address inputs. A0-A10 are used as row address inputs during active
27 to 32
command input and A0-A7 as column address inputs during read or write command
input. A10 is also used to determine the precharge mode during other commands. If
A10 is LOW during precharge command, the bank selected by A11 is precharged,
but if A10 is HIGH, both banks will be precharged.
When A10 is HIGH in read or write command cycle, the precharge starts
automatically after the burst access.
These signals become part of the OP CODE during mode register set command
input.
19
A11
Input Pin
A11 is the bank selection signal. When A11 is LOW, bank 0 is selected and when
high, bank 1 is selected. This signal becomes part of the OP CODE during mode
register set command input.
16
CAS
Input Pin
CAS, in conjunction with the RAS and WE, forms the device command. See the
“Command Truth Table” item for details on device commands.
34
CKE
Input Pin
The CKE input determines whether the CLK input is enabled within the device. When
is CKE HIGH, the next rising edge of the CLK signal will be valid, and when LOW,
invalid. When CKE is LOW, the device will be in either the power-down mode, the
clock suspend mode, or the self refresh mode. The CKE is an asynchronous input.
35
CLK
Input Pin
CLK is the master clock input for this device. Except for CKE, all inputs to this device
are acquired in synchronization with the rising edge of this pin.
18
CS
Input Pin
The
CS input determines whether command input is enabled within the device.
Command input is enabled when
CS is LOW, and disabled with CS is HIGH. The
device remains in the previous state when
CS is HIGH.
2, 3, 5, 6, 8, 9, 11
DQ0 to
DQ Pin
DQ0 to DQ15 are DQ pins. DQ through these pins can be controlled in byte units
12, 39, 40, 42, 43,
DQ15
using the LDQM and UDQM pins.
45, 46, 48, 49
14, 36
LDQM,
Input Pin
LDQM and UDQM control the lower and upper bytes of the DQ buffers. In read
UDQM
mode, LDQM and UDQM control the output buffer. When LDQM or UDQM is LOW,
the corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go
to the HIGH impedance state when LDQM/UDQM is HIGH. This function
corresponds to
OE in conventional DRAMs. In write mode, LDQM and UDQM control
the input buffer. When LDQM or UDQM is LOW, the corresponding buffer byte is
enabled, and data can be written to the device. When LDQM or UDQM is HIGH, input
data is masked and cannot be written to the device.
17
RAS
Input Pin
RAS, in conjunction with CAS and WE, forms the device command. See the
“Command Truth Table” item for details on device commands.
15
WE
Input Pin
WE, in conjunction with RAS and CAS, forms the device command. See the
“Command Truth Table” item for details on device commands.
7, 13, 38, 44
VDDQ
Power Supply Pin
VDDQ is the output buffer power supply.
1, 25
VDD
Power Supply Pin
VDD is the device internal power supply.
4, 10, 41, 47
GNDQ
Power Supply Pin
GNDQ is the output buffer ground.
26, 50
GND
Power Supply Pin
GND is the device internal ground.


Similar Part No. - IS42S16100C1

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS42S16100C1-5T ISSI-IS42S16100C1-5T Datasheet
912Kb / 81P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16100C1-5TL ISSI-IS42S16100C1-5TL Datasheet
912Kb / 81P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16100C1-6T ISSI-IS42S16100C1-6T Datasheet
912Kb / 81P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16100C1-6TL ISSI-IS42S16100C1-6TL Datasheet
912Kb / 81P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16100C1-7B ISSI-IS42S16100C1-7B Datasheet
912Kb / 81P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
More results

Similar Description - IS42S16100C1

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS42S16100C1 ISSI-IS42S16100C1_07 Datasheet
912Kb / 81P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16100 ISSI-IS42S16100 Datasheet
739Kb / 78P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16100A1 ISSI-IS42S16100A1 Datasheet
754Kb / 79P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42VS16100C1 ISSI-IS42VS16100C1 Datasheet
747Kb / 80P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16100 ISSI-IS42S16100_08 Datasheet
1Mb / 81P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
IS45S16100C1 ISSI-IS45S16100C1 Datasheet
803Kb / 81P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
logo
Integrated Circuit Solu...
IC42S16100 ICSI-IC42S16100 Datasheet
805Kb / 78P
   512K x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
logo
Integrated Silicon Solu...
IS42S16100E ISSI-IS42S16100E Datasheet
1Mb / 82P
   512K Words x 16 Bits x 2 Banks 16Mb SYNCHRONOUS DYNAMIC RAM
IS42S16128 ISSI-IS42S16128 Datasheet
638Kb / 75P
   128K Words x 16 Bits x 2 Banks (4-MBIT) SYNCHRONOUS DYNAMIC RAM
logo
Integrated Circuit Syst...
IC42S32200 ICST-IC42S32200 Datasheet
900Kb / 62P
   512K Words x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com