Electronic Components Datasheet Search |
|
XRT73LC00IV Datasheet(PDF) 11 Page - Exar Corporation |
|
XRT73LC00IV Datasheet(HTML) 11 Page - Exar Corporation |
11 / 53 page áç áç áç áç XRT73LC00 E3/DS3/STS-1 LINE INTERFACE UNIT PRELIMINARY REV. P1.0.1 8 30 LCV/(RCLK2) O Line Code Violation Indicator/Receive Clock Output pin 2: The function of this pin depends upon whether the XRT73LC00 is operating in the HOST Mode, the Hardware Mode or User selection. HOST Mode - Line Code Violation Indicator Output: If the XRT73LC00 is configured to operate in the HOST Mode, then this pin func- tions as the LCV output pin by default. However, by using the on-chip Command Registers, this pin can be configured to function as the second Receive Clock signal output pin RCLK2. Hardware Mode - Receive Clock Output pin 2: This output pin is the Recovered Clock signal from the incoming line signal. The receive section of the XRT73LC00 outputs data via the RPOS and RNEG output pins on the rising edge of this clock signal. NOTE: If the XRT73LC00 is operating in the HOST Mode and this pin is config- ured to function as the additional Receive Clock signal output pin, then the XRT73LC00 can be configured to update the data on the RPOS and RNEG out- put pins on the falling edge of this clock signal. 31 RCLK1 O Receive Clock Output pin 1: This output pin is the Recovered Clock signal from the incoming line signal. The receive section of the XRT73LC00 outputs data via the RPOS and RNEG output pins on the rising edge of this clock signal. NOTE: If the XRT73LC00 is operating in the HOST Mode, the device can be con- figured to update the data on the RPOS and RNEG output pins on the falling edge of this clock signal. 32 RNEG O Receive Negative Pulse Output: This output pin pulses “High” whenever the XRT73LC00 has received a Negative Polarity pulse in the incoming line signal at the RTIP/RRING inputs. NOTES: 1. If the B3ZS/HDB3 Decoder is enabled, the zero suppression patterns in the incoming line signal (such as: "00V", "000V", "B0V", "B00V") are not reflected at this output. 2. This output pin is inactive if the XRT73LC00 has been configured to operate in the Single-Rail Mode. 33 RPOS O Receive Positive Pulse Output: This output pin pulses “High” whenever the XRT73LC00 has received a Positive Polarity pulse in the incoming line signal at the RTIP/RRING inputs. NOTE: If the B3ZS/HDB3 Decoder is enabled, the zero suppression patterns in the incoming line signal (such as: "00V", "000V", "B0V", "B00V") are not reflected at this output. 34 ICT I In-Circuit Test Input: Setting this input pin “Low” causes all digital and analog outputs to go into a high-impedance state in order to permit in-circuit testing. Set this pin “High” for normal operation. NOTE: This pin is internally pulled “High”. PIN DESCRIPTION PIN #SYMBOL TYPE DESCRIPTION |
Similar Part No. - XRT73LC00IV |
|
Similar Description - XRT73LC00IV |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |