Electronic Components Datasheet Search |
|
ISL6549CAZ Datasheet(PDF) 10 Page - Renesas Technology Corp |
|
ISL6549CAZ Datasheet(HTML) 10 Page - Renesas Technology Corp |
10 / 18 page ISL6549 Rev X.00 Page 10 of 18 For most situations, no external compensation is required for the linear output. See “Linear Controller Feedback Compensation” on page 12 . For both outputs, the selection of 1% resistors may not be able to get the exact ratio desired for any given output voltage. If the output must be defined better, then one option is to place a much bigger resistor in parallel with R4 or R6, to lower its value. For example, a 100k in parallel with a 1.00k yields 990 , 1% below 1.00k, which gives finer resolution than the next lower size (976 1%). The big resistor may not have to be 1% tolerance either. If the linear output is not required, connect the LDO_DR pin directly to LDO_FB pin with no other components. This will terminate the signals and keep the linear from tripping its undervoltage, which would force both outputs into retry. Converter Shutdown Pulling and holding the FS_DIS pin near GND will shut down both regulators; almost any NFET or other pull-down device (<1k impedance) should work. Upon release of the FS_DIS pin, the regulators enter into a soft-start cycle which brings both outputs back into regulation. The FS_DIS pin requires a quiet GND to minimize jitter. To accomplish this, the FS resistor and any pull-down device should be placed as close as possible to the pin, and the GND should be kept away from the noisy FET GND. Boot Capacitor, Boot Refresh A capacitor from the PHASE pin to the BOOT pin is required for the bootstrap circuit for the Upper Gate. The VIN1 voltage (and thus the PHASE node) is allowed to go as high as a nominal 12V (±10%) supply. A diode is included on the IC (anode to PVCC5 pin, cathode to BOOT pin), such that the PVCC5 (nominally around 5.25V) will be the bootstrap supply. In the event that the UGATE is on for an extended period of time, the charge on the boot capacitor can start to sag, raising the RDS(ON) of the upper FET. The ISL6549 has a circuit that detects a long UGATE on-time (32 oscillator clock periods), and forces the LGATE to go high for one oscillator cycle, which allows the bootstrap capacitor time to recharge. PWM Controller Feedback Compensation This section highlights the design consideration for a voltage-mode controller requiring external compensation. To address a broad range of applications, a type-3 feedback network is recommended (see Figure 9). Figure 10 highlights the voltage-mode control loop for a synchronous-rectified buck converter, applicable to the ISL6549 circuit. The output voltage (VOUT) is regulated to the reference voltage, VREF. The error amplifier output (COMP pin voltage) is compared with the oscillator (OSC) modified saw-tooth wave to provide a pulse-width modulated wave with an amplitude of VIN at the PHASE node. The PWM wave is smoothed by the output filter (L and C). The output filter capacitor bank’s equivalent series resistance is represented by the series resistor E. The modulator transfer function is the small-signal transfer function of VOUT/VCOMP. This function is dominated by a DC gain, given by dMAXVIN/VOSC, and shaped by the output filter, with a double pole break frequency at FLC and a zero at FCE. For the purpose of this analysis, L and D represent the channel inductance and its DCR, while C and E represents the total output capacitance and its equivalent series resistance. The compensation network consists of the error amplifier (internal to the ISL6549) and the external R1-R3, C1-C3 components. The goal of the compensation network is to provide a closed loop transfer function with high 0dB crossing frequency (F0; typically 0.1 to 0.3 of FSW) and adequate phase margin (better than 45 degrees). Phase margin is the difference between the closed loop phase at F0dB and 180°. The equations that follow relate the compensation network’s poles, zeros and gain to the components (R1, R2, R3, C1, C2, and C3) in Figure 10. FIGURE 8. OUTPUT VOLTAGE SELECTION OF THE LINEAR (VOUT2) LDO_DR LDO_FB COUT2 ISL6549 VOUT2 VIN2 R5 R6 + Q3 VOUT2 0.8 1 R5 R6 -------- + = + CIN2 FIGURE 9. COMPENSATION CONFIGURATION FOR ISL6549 CIRCUIT ISL6549 COMP C1 R2 R1 FB VDIFF (VOUT) C2 R3 C3 FLC 1 2 LC --------------------------- = FCE 1 2 CE ------------------------ = (EQ. 3) |
Similar Part No. - ISL6549CAZ |
|
Similar Description - ISL6549CAZ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |