Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

P89LPC912 Datasheet(PDF) 9 Page - NXP Semiconductors

Part # P89LPC912
Description  8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
Download  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P89LPC912 Datasheet(HTML) 9 Page - NXP Semiconductors

Back Button P89LPC912 Datasheet HTML 5Page - NXP Semiconductors P89LPC912 Datasheet HTML 6Page - NXP Semiconductors P89LPC912 Datasheet HTML 7Page - NXP Semiconductors P89LPC912 Datasheet HTML 8Page - NXP Semiconductors P89LPC912 Datasheet HTML 9Page - NXP Semiconductors P89LPC912 Datasheet HTML 10Page - NXP Semiconductors P89LPC912 Datasheet HTML 11Page - NXP Semiconductors P89LPC912 Datasheet HTML 12Page - NXP Semiconductors P89LPC912 Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 63 page
background image
Philips Semiconductors
P89LPC912/913/914
8-bit microcontrollers with two-clock 80C51 core
Product data
Rev. 03 — 17 December 2004
9 of 63
9397 750 14468
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
P2.2 to P2.5
I/O
Port 2: Port 2 is a 4-bit I/O port with a user-configurable output type. During reset
Port 2 latches are configured in the input only mode with the internal pull-up disabled.
The operation of Port 2 pins as inputs and outputs depends upon the port
configuration selected. Each port pin is configured independently. Refer to Section
9.11.1 “Port configurations” and Table 13 “DC electrical characteristics” for details.
All pins have Schmitt triggered inputs.
Port 2 also provides various special functions as described below:
1
I/O
P2.2 — Port 2 bit 2.
I/O
MOSI — SPI master out slave in. When configured as master, this pin is output, when
configured as slave, this pin is input.
14
I/O
P2.3 — Port 2 bit 3.
I/O
MISO — SPI master in slave out. When configured as master, this pin is input, when
configured as slave, this pin is output.
9
I/O
P2.4 — Port 2 bit 4.
I
SS — SPI Slave select.
2
I/O
P2.5 — Port 2 bit 5.
I/O
SPICLK — SPI clock. When configured as master, this pin is output, when configured
as slave, this pin is input.
P3.0 to P3.1
I/O
Port 3: Port 3 is a 2-bit I/O port with a user-configurable output type. During reset
Port 3 latches are configured in the input only mode with the internal pull-up disabled.
The operation of Port 3 pins as inputs and outputs depends upon the port
configuration selected. Each port pin is configured independently. Refer to Section
9.11.1 “Port configurations” and Table 13 “DC electrical characteristics” for details.
All pins have Schmitt triggered inputs.
Port 3 also provides various special functions as described below:
8
I/O
P3.0 — Port 3 bit 0.
O
XTAL2 — Output from the oscillator amplifier (when a crystal oscillator option is
selected via the FLASH configuration).
O
CLKOUT — CPU clock divided by 2 when enabled via SFR bit (ENCLK - TRIM.6). It
can be used if the CPU clock is the internal RC oscillator, Watchdog oscillator or
external clock input, except when XTAL1/XTAL2 are used to generate clock source for
the Real-Time clock/system timer.
7
I/O
P3.1 — Port 3 bit 1.
I
XTAL1 — Input to the oscillator circuit and internal clock generator circuits (when
selected via the FLASH configuration). It can be a port pin if internal RC oscillator or
Watchdog oscillator is used as the CPU clock source, and if XTAL1/XTAL2 are not
used to generate the clock for the Real-Time clock/system timer.
VSS
4I
Ground: 0 V reference.
VDD
10
I
Power Supply: This is the power supply voltage for normal operation as well as Idle
and Power-down modes.
Table 3:
P89LPC912 pin description…continued
Symbol
Pin
Type
Description


Similar Part No. - P89LPC912

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
P89LPC912 NXP-P89LPC912 Datasheet
326Kb / 66P
   8-bit microcontrollers with two-clock 80C51 core, 1 kB 3 V flash with 128-byte RAM
Rev. 05-28 September 2007
P89LPC912FDH NXP-P89LPC912FDH Datasheet
326Kb / 66P
   8-bit microcontrollers with two-clock 80C51 core, 1 kB 3 V flash with 128-byte RAM
Rev. 05-28 September 2007
P89LPC912HDH NXP-P89LPC912HDH Datasheet
326Kb / 66P
   8-bit microcontrollers with two-clock 80C51 core, 1 kB 3 V flash with 128-byte RAM
Rev. 05-28 September 2007
More results

Similar Description - P89LPC912

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
P89LPC912 NXP-P89LPC912 Datasheet
326Kb / 66P
   8-bit microcontrollers with two-clock 80C51 core, 1 kB 3 V flash with 128-byte RAM
Rev. 05-28 September 2007
P89LPC906 PHILIPS-P89LPC906 Datasheet
243Kb / 51P
   8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
Rev. 05-17 December 2004
P89LPC901 PHILIPS-P89LPC901 Datasheet
1Mb / 55P
   8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
Rev. 04-21 November 2003
P89LPC930 PHILIPS-P89LPC930 Datasheet
260Kb / 55P
   8-bit microcontrollers with two-clock 80C51 core 4 kB/8 kB 3 V Flash with 256-byte data RAM
Rev. 05-15 December 2004
P89LPC930 NXP-P89LPC930 Datasheet
277Kb / 55P
   8-bit microcontrollers with two-clock 80C51 core 4 kB/8 kB 3 V Flash with 256-byte data RAM
Rev. 05 - 15 December 2004
P89LPC920 NXP-P89LPC920 Datasheet
238Kb / 46P
   8-bit microcontrollers with two-clock 80C51 core 2 kB/4 kB/8 kB 3 V low-power Flash with 256-byte data RAM
Rev. 08 - 15 December 2004
P89LPC920 PHILIPS-P89LPC920 Datasheet
877Kb / 45P
   8-bit microcontrollers with two-clock 80C51 core 2 kB/4 kB/8 kB 3 V low-power Flash with 256-byte data RAM
Rev. 06-21 November 2003
P89LPC904 PHILIPS-P89LPC904 Datasheet
190Kb / 41P
   8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable Flash with 8-bit A/D converter
Rev. 02-25 June 2004
P89LPC9107 PHILIPS-P89LPC9107 Datasheet
257Kb / 58P
   8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable Flash with 8-bit A/D converter
Rev. 02-11 April 2005
P89LPC9102 NXP-P89LPC9102 Datasheet
291Kb / 61P
   8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable flash with 8-bit A/D converter
Rev. 03-10 July 2007
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com