Electronic Components Datasheet Search |
|
LAN91C110TQFP Datasheet(PDF) 5 Page - SMSC Corporation |
|
LAN91C110TQFP Datasheet(HTML) 5 Page - SMSC Corporation |
5 / 55 page FEAST Fast Ethernet Controller for PCMCIA and Generic 16-Bit Applications SMSC DS – LAN91C110 REV. B Page 5 Rev. 09/05/02 TABLE 1 - DESCRIPTION OF PIN FUNCTIONS 144 TQFP PIN NO. NAME SYMBOL BUFFER TYPE DESCRIPTION 115-112, 110-100 Address A[15:1] I Input. Used by LAN91C110 for internal register selection. 138 Address Enable AEN I Input. Used as an address qualifier. Address decoding is only enabled when AEN is low. 118, 117 nBE[1:0] I Input. Used during LAN91C110 register accesses to determine the width of the access and the register(s) being accessed. 89, 91-95, 97-98, 119, 121-123, 125-128 Data Bus D[15:0] I/O8 Bidirectional. 16-bit data bus used to access the LAN91C110’s internal registers. Data bus has weak internal pullups. Supports direct connection to the system bus without external buffering. 135 Reset RESET IS Input. This input is not considered active unless it is active for at least 100ns to filter narrow glitches. 129 Asynchro- nous Ready ARDY OD16 Open drain output. ARDY may be used when interfacing asynchronous buses to extend accesses. Its rising (access completion) edge is controlled by the XTAL1 clock and, therefore, asynchronous to the host CPU or bus clock. Note: Asserted for 100 to 150ns for the appropriate NO WAIT bit state in the Configuration register. See the NO WAIT bit description for complete information. 120 Local Device nLDEV O16 Output. Local Device. This active low output is asserted when AEN is low and A4-A15 decode to the LAN91C110 address programmed into the high byte of the Base Address Register. nLDEV* is a combinatorial decode of unlatched address and AEN signals. 88 nAddress Strobe nADS IS Input. Address strobe. For systems that require address latching. The rising edge of nADS indicates the latching moment of A[1:15] and AEN. All LAN91C110 internal functions of A[1:15] and AEN are latched. 131 Interrupt INTR0 O4 Output. The interrupt output is enabled by selecting the appropriate routing bits (INT SEL 1- 0) in the Configuration Register. 132 nRead Strobe nRD IS Input. Used in asynchronous bus interfaces. 134 nWrite Strobe nWR IS Input. Used in asynchronous bus interfaces. 56-57, 60- 65, 46-48, 50-54, 35- 38, 40-42, 45, 25-28, 30-32, 34 RAM Data Bus RD[31:0] I/O4 with pullups Bidirectional. Carries the local buffer memory read and write data. Reads are always 32 bits wide. Writes are controlled individually at the byte level. |
Similar Part No. - LAN91C110TQFP |
|
Similar Description - LAN91C110TQFP |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |