Electronic Components Datasheet Search
Selected language     English  ▼
Advanced Search

              



Part Name


FM25256-S Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part No. FM25256-S
Description  256Kb FRAM Serial 5V Memory
Download  13 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ETC [List of Unclassifed Manufacturers]
Homepage  
Logo 

 7 page
background image
FM25256
Rev. 2.0
Apr. 2005
Page 7 of 13
by terminating a write cycle (/CS high) or by using
the WRDI command.
BP1 and BP0 are memory block write protection bits.
They specify portions of memory that are write
protected as shown in the following table.
Table 3. Block Memory Write Protection
BP1
BP0
Protected Address Range
0
0
None
0
1
6000h to 7FFFh (upper ¼)
1
0
4000h to 7FFFh (upper ½)
1
1
0000h to 7FFFh (all)
The BP1 and BP0 bits and the Write Enable Latch
are the only mechanisms that protect the memory
from writes. The remaining write protection features
protect inadvertent changes to the block protect bits.
The WPEN bit controls the effect of the hardware
/WP pin. When WPEN is low, the /WP pin is
ignored. When WPEN is high, the /WP pin controls
write access to the status register. Thus the Status
register is write protected if WPEN=1 and /WP=0.
This scheme provides a write protection mechanism,
which can prevent software from writing the
memory under any circumstances. This occurs if the
BP1 and BP0 are set to 1, the WPEN bit is set to 1,
and /WP is set to 0. This occurs because the block
protect bits prevent writing memory and the /WP
signal in hardware prevents altering the block
protect bits (if WPEN is high). Therefore in this
condition, hardware must be involved in allowing a
write operation. The following table summarizes the
write protection conditions.
Table 4. Write Protection
WEL
WPEN
/WP
Protected Blocks
Unprotected Blocks
Status Register
0
X
X
Protected
Protected
Protected
1
0
X
Protected
Unprotected
Unprotected
1
1
0
Protected
Unprotected
Protected
1
1
1
Protected
Unprotected
Unprotected
Memory Operation
The SPI interface, which is capable of a relatively
high clock frequency, highlights the fast write
capability of the FRAM technology. Unlike SPI-bus
EEPROMs, the FM25256 can perform sequential
writes at bus speed. No page register is needed and
any number of sequential writes may be performed.
Write Operation
All writes to the memory array begin with a WREN
op-code. The next op-code is the WRITE instruction.
This op-code is followed by a two-byte address
value. The upper bit of the address is a “don’t care”.
In total, 15-bits specify the address of the first data
byte of the write operation. Subsequent bytes are data
and they are written sequentially. Addresses are
incremented internally as long as the bus master
continues to issue clocks. If the last address of 7FFFh
is reached, the counter will roll over to 0000h. Data is
written MSB first. A write operation is shown in
Figure 9.
Unlike EEPROMs, any number of bytes can be
written sequentially and each byte is written to
memory immediately after it is clocked in (after the
8
th
clock). The rising edge of /CS terminates a
WRITE op-code operation. Asserting /WP active in
the middle of a write operation will have no effect
until the next falling edge of /CS.
Read Operation
After the falling edge of /CS, the bus master can issue
a READ op-code. Following this instruction is a two-
byte address value. The upper bit of the address is a
don’t care. In total, 15-bits specify the address of the
first byte of the read operation. After the op-code and
address are complete, the SI line is ignored. The bus
master issues 8 clocks, with one bit read out for each.
Addresses are incremented internally as long as the
bus master continues to issue clocks. If the last
address of 7FFFh is reached, the counter will roll
over to 0000h. Data is read MSB first. The rising
edge of /CS terminates a READ op-code operation.
A read operation is shown in Figure 10.
Hold
The /HOLD pin can be used to interrupt a serial
operation without aborting it. If the bus master pulls
the /HOLD pin low while SCK is low, the current
operation will pause. Taking the /HOLD pin high
while SCK is low will resume an operation. The
transitions of /HOLD must occur while SCK is low,
but the SCK and /CS pins can toggle during a hold
state.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
FM25L256256Kb FRAM Serial 3V Memory 1 2 3 4 5 MoreList of Unclassifed Manufacturers
FM24C256256Kb FRAM Serial Memory 1 2 3 4 5 MoreList of Unclassifed Manufacturers
FM25W256256Kb FRAM Wide Voltage Serial Memory 1 2 3 4 5 MoreList of Unclassifed Manufacturers
FM1808256Kb Bytewide FRAM Memory 1 2 3 4 5 MoreList of Unclassifed Manufacturers
FM24CL6464Kb 2.7V-3.6V FRAM Serial Memory 1 2 3 4 5 MoreList of Unclassifed Manufacturers
FM25CL044Kb FRAM Serial 3V Memory 1 2 3 4 5 MoreList of Unclassifed Manufacturers
FM250404Kb FRAM Serial Memory 1 2 3 4 5 MoreList of Unclassifed Manufacturers
FM25L1616Kb FRAM Serial 3V Memory 1 2 3 4 5 MoreList of Unclassifed Manufacturers
FM25L044Kb FRAM Serial 3V Memory 1 2 3 4 5 MoreList of Unclassifed Manufacturers
FM24C16A16Kb FRAM Serial Memory 1 2 3 4 5 MoreList of Unclassifed Manufacturers

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl