AD9858 datasheet(5/32 Pages) AD

Part #	AD9858

Description	1 GSPS Direct Digital Synthesizer

Download	32 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

5 / 32 page

AD9858

Rev. A | Page 5 of 32

Parameter

Temp

Test

Level

Min

Typ

Max

Unit

TIMING CHARACTERISTICS

Serial Control Bus

Maximum Frequency

Full

IV

10

MHz

Minimum Clock Pulse Width Low (tPWL)

Full

IV

5.5

ns

Minimum Clock Pulse Width High (tPWH)

Full

IV

15

ns

Maximum Clock Rise/Fall Time

Full

IV

1

ms

Minimum Data Setup Time (tDS)

Full

IV

7

ns

Mimimum Data Hold Time (tDH)

Full

IV

0

ns

Maximum Data Valid Time (tDV)

Full

IV

20

ns

Parallel Control Bus

WR Minimum Low Time

Full

IV

3

ns

WR Minimum High Time

Full

IV

6

ns

WR Minimum Period

Full

IV

9

ns

Address to WR Setup (TASU)

Full

IV

3

ns

Address to WR Setup (TAHU)

Full

IV

0

ns

Data to WR Setup (TDSU)

Full

IV

3.5

ns

Data to WR Hold (TDHU)

Full

IV

0

ns

Miscellaneous Timing Specifications

REFCLK to SYNCLK

Full

V

2.5

ns

FUD to SYNCLK Setup Time

Full

IV

4

ns

FUD to SYNCLK Hold Time

Full

IV

0

ns

REFCLK to SYNCLK Delay

Full

IV

2.5

3

ns

FUD Rising Edge to Frequency Change

Single Tone Mode

25°C

IV

83

sysclk

cycles

Linear Sweep Mode

25°C

IV

99

sysclk

cycles

FUD Rising Edge to Phase Offset Change

25°C

IV

83

sysclk

cycles

1 The reference clock input is configured to accept a differential or single-ended sine wave input or a 3 V CMOS-level pulse input.

2 REFCLK input is internally dc biased. AC coupling should be used.

3 Reference clock frequency is selected to ensure second harmonic is out of the bandwidth of interest.

4 PD inputs sent @ 400 MHz, with divide-by-4 enabled.

5 The charge pump current is programmable in eight discrete steps, minimum value assumes current sharing.

6 For 0.75 V < VCP < CPVDD – 0.75 V.

7 These differential inputs are internally dc biased. AC coupling should be used.

8 The charge pump supply voltage can range from 4.75 V to 5.25 V.

9 Output interface is differential open collector.

10 For 1 dB output compression; input power measured at 50 Ω.

Similar Part No. - AD9858

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9858	121Kb / 3P	Low Jitter Sampling Clock Generator for High Performance ADCs REV. 0
	AD9858BSVZ	838Kb / 32P	1 GSPS Direct Digital Synthesizer REV. C
	AD9858	838Kb / 32P	1 GSPS Direct Digital Synthesizer REV. C

More results

Similar Description - AD9858

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9858BSVZ	838Kb / 32P	1 GSPS Direct Digital Synthesizer REV. C
	AD9858	838Kb / 32P	1 GSPS Direct Digital Synthesizer REV. C
	AD9912BCPZ	649Kb / 40P	1 GSPS Direct Digital Synthesizer with 14-Bit DAC Rev. F
	AD9912	113Kb / 3P	1 GSPS Direct Digital Synthesizer w/ 14-bit DAC Rev. F
	AD9912ABCPZ	649Kb / 40P	1 GSPS Direct Digital Synthesizer with 14-Bit DAC Rev. F
	AD9910	488Kb / 13P	1 GSPS 14-Bit, 3.3V CMOS Direct Digital Synthesizer Rev. PrD
	AD9910	1Mb / 60P	1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer REV. 0
	AD9914	1Mb / 45P	3.5 GSPS Direct Digital Synthesizer 12-Bit DAC
	AD9914	852Kb / 48P	3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC REV. C
	AD9915	877Kb / 48P	2.5 GSPS Direct Digital Synthesizer with 12-Bit DAC REV. A

More results

AD9858 Datasheet(PDF) 5 Page - Analog Devices

AD9858 Datasheet(HTML) 5 Page - Analog Devices

Similar Part No. - AD9858

Similar Description - AD9858

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL