Electronic Components Datasheet Search |
|
AD5429YRU Datasheet(PDF) 6 Page - Analog Devices |
|
AD5429YRU Datasheet(HTML) 6 Page - Analog Devices |
6 / 32 page AD5429/AD5439/AD5449 Rev. 0 | Page 6 of 32 t1 t2 t3 t7 t8 t4 t5 t6 t9 t10 t11 DB15 DB0 SCLK DIN LDAC1 LDAC2 SYNC NOTES 1ASYNCHRONOUS LDAC UPDATE MODE 2SYNCHRONOUS LDAC UPDATE MODE ALTERNATIVELY, DATA CAN BE CLOCKED INTO INPUT SHIFT REGISTER ON RISING EDGE OF SCLK AS DETERMINED BY CONTROL BITS. TIMING AS ABOVE, WITH SCLK INVERTED. Figure 2. Standalone Mode Timing Diagram t8 t7 t12 t1 t3 t2 t4 t5 t6 DB15 (N) DB15 (N+1) DB0 (N) DB0 (N+1) DB15 (N) DB0 (N) SCLK SYNC SDIN SDO ALTERNATIVELY, DATA CAN BE CLOCKED INTO INPUT SHIFT REGISTER ON RISING EDGE OF SCLK AS DETERMINED BY CONTROL BITS. IN THIS CASE, DATA WOULD BE CLOCKED OUT OF SDO ON FALLING EDGE OF SCLK. TIMING AS ABOVE, WITH SCLK INVERTED. Figure 3. Daisy-Chain and Readback Modes Timing Diagram 200 µAI OL 200 µAI OH TO OUTPUT PIN CL 50pF VOH (MIN) + VOL (MAX) 2 Figure 4. Load Circuit for SDO Timing Specifications |
Similar Part No. - AD5429YRU |
|
Similar Description - AD5429YRU |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |