Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IDT72V7270L10 Datasheet(PDF) 6 Page - Integrated Device Technology

Part # IDT72V7270L10
Description  3.3 VOLT HIGH-DENSITY SUPERSYNC II 72-BIT FIFO
Download  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V7270L10 Datasheet(HTML) 6 Page - Integrated Device Technology

Back Button IDT72V7270L10 Datasheet HTML 2Page - Integrated Device Technology IDT72V7270L10 Datasheet HTML 3Page - Integrated Device Technology IDT72V7270L10 Datasheet HTML 4Page - Integrated Device Technology IDT72V7270L10 Datasheet HTML 5Page - Integrated Device Technology IDT72V7270L10 Datasheet HTML 6Page - Integrated Device Technology IDT72V7270L10 Datasheet HTML 7Page - Integrated Device Technology IDT72V7270L10 Datasheet HTML 8Page - Integrated Device Technology IDT72V7270L10 Datasheet HTML 9Page - Integrated Device Technology IDT72V7270L10 Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 42 page
background image
6
COMMERCIALTEMPERATURERANGE
IDT72V7230/7240/7250/7260/7270/7280/7290/72100 3.3V HIGH DENSITY SUPERSYNC IITM FIFO
512 x 72, 1K x 72, 2K x 72, 4K x 72, 8K x 36, 16K x 72, 32K x 72, 64K x 72
Symbol
Name
I/O
Description
PIN DESCRIPTION (CONTINUED)
EF/OR
Empty Flag/
O
In the IDT Standard mode, the
EF functionisselected. EFindicateswhetherornottheFIFOmemoryisempty.
Output Ready
InFWFTmode,the
OR functionisselected. ORindicateswhetherornotthereisvaliddataavailableattheoutputs.
PAF
Programmable
O
PAF goes HIGH if the number of free locations in the FIFO memory is more than offset m, which is stored in
Almost-FullFlag
the Full Offset register.
PAF goes LOW if the number of free locations in the FIFO memory is less than or
equal to m.
PAE
Programmable
O
PAE goes LOW if the number of words in the FIFO memory is less than offset n, which is stored in the Empty
Almost-Empty
Offset register.
PAE goes HIGH if the number of Flag words in the FIFO memory is greater than or equal to
offsetn.
HF
Half-Full Flag
O
HF indicates whether the FIFO memory is more or less than half-full.
Q0–Q71
DataOutputs
O
Data outputs for an 72-, 36- or 18-bit bus. When in 36- or 18-bit mode, the unused output pins should not
be connected. Data Outputs are not 5V tolerant regardless of the state of the
OE and RCS.
TCK(1)
JTAG Clock
I
Clock input for JTAG function. One of four terminals required by IEEE Standard 1149.1-1990. Test operations
of the device are synchronous to TCK. Data from TMS and TDI are sampled on the rising edge of TCK and
outputs change on the falling edge of TCK. If the JTAG function is not used this signal needs to be tied to GND.
TDI(1)
JTAG Test Data Input
I
One of four terminals required by IEEE Standard 1149.1-1990. During the JTAG boundary scan operation,
test data serially loaded via the TDI on the rising edge of TCK to either the Instruction Register, ID Register
and Bypass Register. An internal pull-up resistor forces TDI HIGH if left unconnected.
TDO(1)
JTAG Test Data Output
O
One of four terminals required by IEEE Standard 1149.1-1990. During the JTAG boundary scan operation,
test data serially loaded output via the TDO on the falling edge of TCK from either the Instruction Register, ID
Register and Bypass Register. This output is high impedance except when shifting, while in SHIFT-DR and
SHIFT-IR controller states.
TMS(1)
JTAG Mode Select
I
TMS is a serial input pin. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the
the device through its TAP controller states. An internal pull-up resistor forces TMS HIGH if left unconnected.
TRST(1)
JTAG Reset
I
TRST is an asynchronous reset pin for the JTAG controller. The JTAG TAP controller does not automatically
reset upon power-up, thus it must be reset by either this signal or by setting TMS= HIGH for five TCK cycles.
If the TAP controller is not properly reset then the FIFO outputs will always be in high-impedance. If the JTAG
function is used but the user does not want to use
TRST, then TRST can be tied with MRS to ensure proper
FIFO operation. If the JTAG function is not used then this signal needs to be tied to GND.
NOTE:
1. These pins are for the JTAG port. Please refer to pages 22-25 and Figures 5-7.


Similar Part No. - IDT72V7270L10

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V70180 IDT-IDT72V70180 Datasheet
147Kb / 20P
   3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 128 x 128 3.3V Power Supply
logo
Renesas Technology Corp
IDT72V70180 RENESAS-IDT72V70180 Datasheet
425Kb / 21P
   3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
MARCH 2003
logo
Integrated Device Techn...
IDT72V70180PF IDT-IDT72V70180PF Datasheet
147Kb / 20P
   3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 128 x 128 3.3V Power Supply
logo
Renesas Technology Corp
IDT72V70180PFG RENESAS-IDT72V70180PFG Datasheet
425Kb / 21P
   3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
MARCH 2003
logo
Integrated Device Techn...
IDT72V70190 IDT-IDT72V70190 Datasheet
145Kb / 20P
   3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 256 x 256
More results

Similar Description - IDT72V7270L10

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V3640 IDT-IDT72V3640 Datasheet
567Kb / 36P
   3.3 VOLT HIGH-DENSITY SUPERSYNC??II 36-BIT FIFO
IDT72V36100 IDT-IDT72V36100 Datasheet
470Kb / 48P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II??36-BIT FIFO
IDT72V2103 IDT-IDT72V2103_14 Datasheet
541Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
IDT72V2103 IDT-IDT72V2103 Datasheet
451Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
IDT72V295 IDT-IDT72V295_16 Datasheet
541Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
IDT72V2101 IDT-IDT72V2101 Datasheet
242Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
IDT72V36100 IDT-IDT72V36100_16 Datasheet
310Kb / 48P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II
logo
Renesas Technology Corp
IDT72V223 RENESAS-IDT72V223 Datasheet
480Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO
MARCH 2018
logo
Integrated Device Techn...
IDT72V2101 IDT-IDT72V2101_14 Datasheet
434Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
IDT72V223 IDT-IDT72V223 Datasheet
434Kb / 45P
   3.3 VOLT HIGH-DENSITY SUPERSYNC NARROW BUS FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com