Electronic Components Datasheet Search |
|
RTL8100BL-GR Datasheet(PDF) 26 Page - Realtek Semiconductor Corp. |
|
RTL8100BL-GR Datasheet(HTML) 26 Page - Realtek Semiconductor Corp. |
26 / 66 page RTL8100B(L) Datasheet Single-Chip 10/100 Ethernet Controller w/Power Management 20 Track ID: JATR-1076-21 Rev. 1.5 6.11. CONFIG 1: Configuration Register 1 (Offset 0052h, R/W) Bit R/W Symbol Description 7-6 R/W LEDS1-0 Refer to LED PIN definition. These bits initial value come from 93C46. 5 R/W DVRLOAD Driver Load: Software may use this bit to make sure that the driver has been loaded. Writing 1 is 1. Writing 0 is 0. When the command register bits IOEN, MEMEN, and BMEN of the PCI configuration space are written, the RTL8100B(L) will clear this bit automatically. LWAKE active mode: The LWACT bit and LWPTN bit in CONFIG4 register are used to program the LWAKE pin’s output signal. According to the combination of these two bits, there may be 4 choices of LWAKE signal, i.e., active high, active low, positive (high) pulse, and negative (low) pulse. The output pulse width is about 150ms. The default value of each of these two bits is 0, i.e., the default output signal of LWAKE pin is an active high signal. LWACT LWAKE output 0 1 0 Active high* Active low LWPTN 1 Positive pulse Negative pulse 4 R/W LWACT * Default value. 3 R MEMMAP Memory Mapping: The operational registers are mapped into PCI memory space. 2 R IOMAP I/O Mapping: The operational registers are mapped into PCI I/O space. 1 R/W VPD Set to enable Vital Product Data: The VPD data is stored in 93C46 from within offset 40h-7Fh. 0 R/W PMEn Power Management Enable: Writable only when 93C46CR register EEM1=EEM0=1 Let A denote the New_Cap bit (bit 4 of the Status Register) in the PCI Configuration space offset 06H. Let B denote the Cap_Ptr register in the PCI Configuration space offset 34H. Let C denote the Cap_ID (power management) register in the PCI Configuration space offset 50H. Let D denote the power management registers in the PCI Configuration space offset from 52H to 57H. Let E denote the Next_Ptr (power management) register in the PCI Configuration space offset 51H. PMEn Description 0 A=B=C=E=0, D not valid 1 A=1, B=50h, C=01h, D valid, E=0 |
Similar Part No. - RTL8100BL-GR |
|
Similar Description - RTL8100BL-GR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |