Electronic Components Datasheet Search |
|
AIC812-44CVBG Datasheet(PDF) 7 Page - Analog Intergrations Corporation |
|
AIC812-44CVBG Datasheet(HTML) 7 Page - Analog Intergrations Corporation |
7 / 8 page AIC811/AIC812 MANUAL RESET INPUT Many μ P-based products require manual reset capability, allowing operators, test technicians, or external logic circuitry to initiate a reset. Logic low on MR asserts reset. Reset will remain asserted for the Reset Active Timeout Period (tRP) after MR returns high. This input has an internal 20K Ω pull-up resistor, so it can be floating if it is not used. MR can be driven with TTL or CMOS-logic levels, or with open-drain/collector outputs. Another alternative is to connect a normal switch from MR to GND to create a manual reset function. Connecting a 0.1µF capacitor from MR to ground can provide noise immunity to prevent noise caused by long cables of MR or noisy environment. BENEFITS OF HIGHLY ACCURATE RESET THRESHOLD AIC811/812 with specified voltage as 5V±10% or 3V±10% are ideal for systems using a 5V±5% or 3V ± 5% power supply. The reset is guaranteed to assert after the power supply falls out of regulation, but before power drops below the minimum specified operating voltage range of the system ICs. The pre-trimmed thresholds are reducing the range over which an undesirable reset may occur. APPLICATION INFORMATION NEGATIVE-GOING VCC TRANSIENTS In addition to issuing a reset to the μP during power-up, power-down, and brownout conditions, AIC811 series are relatively resistant to short-duration negative-going VCC transient. ENSURING A VALID RESET OUTPUT DOWN TO VCC=0 When VCC falls below 0.9V, AIC811 RESET output no longer sinks current; it becomes an open circuit. In this case, high-impedance CMOS logic inputs connecting to RESET can drift to undetermined voltages. Therefore, AIC811/2 with CMOS is perfect for most applications of VCC below 0.9V. However in applications where RESET must be valid down to 0V, adding a pull-down resistor to RESET causes any leakage currents to flow to ground, holding RESET low. INTERFACING TO μP WITH BIDIRECTIONAL RESET PINS μ Ps with bidirectional reset pins can contend with AIC811/812 reset outputs. If AIC811 RESET output is asserted high and the μP wants to pull it low, indeterminate logic levels may occur. To correct such cases, connect a resistor between AIC811 RESET (or AIC812 RESET) output and theμP reset I/O. Buffer the reset output to other system components. 7 |
Similar Part No. - AIC812-44CVBG |
|
Similar Description - AIC812-44CVBG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |