RTL8100B(L)
2001-11-9
Rev.1.41
23
5.14 CONFIG 4: Configuration Register4
(Offset 005Ah, R/W)
Bit
R/W
Symbol
Description
7
R/W
RxFIFOAutoClr
Set to 1, the RTL8100B(L) will clear the Rx FIFO overflow
automatically.
6
R/W
AnaOff
Analog Power Off: This bit can not be auto-loaded from EEPROM
(93C46).
1: Turn off the analog power of the RTL8100B(L) internally.
0: Normal working state. This is also power-on default value.
5
R/W
LongWF
Long Wake-up Frame: The initial value comes from EEPROM
autoload.
Set to 0: The RTL8100B(L) supports up to 8 wake-up frames, each
with masked bytes selected from offset 12 to 75.
Set to 1: The RTL8100B(L) supports up to 5 wake-up frames, each
with 16-bit CRC algorithm for MS Wakeup Frame, the low byte of
16-bit CRC should be placed at the correspondent CRC register, and
the high byte of 16-bit CRC should be placed at the correspondent
LSBCRC register. The wake-up frame 0 and 1 are the same as above,
except that the masked bytes start from offset 0 to 63. The wake-up
frame 2 and 3 are merged into one long wake-up frame respectively
with masked bytes selected from offset 0 to 127. The wake-up frame 4
and 5, 6 and 7 are merged respectively into another 2 long wake-up
frames. Please refer to 7.4 PCI Power Management functions for a
detailed description.
4
R/W
LWPME
LANWAKE vs PMEB:
Set to 1: The LWAKE can only be asserted when the PMEB is
asserted and the ISOLATEB is low.
Set to 0: The LWAKE and PMEB are asserted at the same time.
3
-
-
Reserved
2
R/W
LWPTN
LWAKE pattern: Please refer to LWACT bit in CONFIG1 register.
1
-
-
Reserved
0
R/W
PBWakeup
Pre-Boot Wakeup: The initial value comes from EEPROM autoload.
1: Pre-Boot Wakeup disabled. (suitable for CardBus and MiniPCI
applications)
0: Pre-Boot Wakeup enabled.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
