Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

DAC60501 Datasheet(HTML) 25 Page - Texas Instruments

Click here to check the latest version.
Part No. DAC60501
Description  DACx0501, 16-, 14-, 12-Bit, 1-LSB INL, Voltage-Output Digital-to-Analog Converters With Precision Internal Reference
Download  37 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com

DAC60501 Datasheet(HTML) 25 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 37 page
background image
DAC80501, DAC70501, DAC60501
Product Folder Links: DAC80501 DAC70501 DAC60501
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Typical Application (continued)
9.2.1 Design Requirements
The design requirements for this circuit are as follows:
Output Range: 0-V to 5-V
Channels: 10
Output Offset Error: ±3-mV
9.2.2 Detailed Design Procedure
A basic sample-and-hold circuit consists of a voltage source (DAC in this case), a switch, a capacitor, and a
buffer. As the name implies, this circuit has two modes of operation: sample and hold. In sample mode, the
switch is closed connecting the DAC output to the hold capacitor, CH. In hold mode, the switch opens,
disconnecting the DAC output from CH. Thus, the final output is held to the sampled value because of the charge
stored on hold capacitor CH. The output buffer is needed for delivering the required current. In a practical circuit,
the switch leakage and the amplifier bias current make the capacitor drift from the stored value. Therefore, the
sample-and-hold circuit must be refreshed, even if the DAC value does not change. The key design parameters
of a sample-and-hold circuit are charge injection and voltage droop. Charge Injection
During the sample-to-hold transition, a small amount of charge is injected onto the hold capacitor, mostly
because of the stray capacitance of the switch that creates small level changes when transitioning between
states. The resulting dc offset is typically referred to as pedestal error. This error contributes to the offset error of
the system. The pedestal error, ΔVOUT, is the measured offset voltage resulting from charge injection when the
switch transitions to hold state. ΔVOUT is related to charge injection through Equation 2.
Q is the injected charge coulombs
C is the value of the hold capacitor in farads
In most solid-state switch data sheets, charge injection is graphed with respect to supply voltage, analog input, or
temperature. A charge injection value of 3-pC is typical in many solid-state switches under the conditions: 25°C,
5-V supply, and 0-V analog input. Voltage Droop
In hold mode, the voltage across CH that should have remained constant suffers a droop because of the leakage
resistance of the switch and the amplifier bias current. A simplified equation for calculating the voltage droop is
given by Equation 3
ILEAK is the leakage current through the switch in amperes
IBIAS is the bias current of the amplifier in amperes
C is the value of the hold capacitance in farads

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37 

Datasheet Download

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn