Electronic Components Datasheet Search |
|
CAT24WC66LA-TE13 Datasheet(PDF) 7 Page - Catalyst Semiconductor |
|
CAT24WC66LA-TE13 Datasheet(HTML) 7 Page - Catalyst Semiconductor |
7 / 10 page CAT24WC66 7 Doc. No. 1037, Rev. H SCL SDA 8TH BIT STOP NO ACK DATA OUT 89 SLAVE ADDRESS S A C K BUS ACTIVITY: MASTER SDA LINE S T A R T N O A C K DATA S T O P P becomes read only. The CAT24WC66 will accept both slave and byte addresses, but the memory location accessed is protected from programming by the device’s failure to send an acknowledge after the first byte of data is received. READ OPERATIONS The READ operation for the CAT24WC66 is initiated in the same manner as the write operation with one excep- tion, that R/ W bit is set to one. Three different READ operations are possible: Immediate/Current Address READ, Selective/Random READ and Sequential READ. Immediate/Current Address Read The CAT24WC66’s address counter contains the ad- dress of the last byte accessed, incremented by one. In other words, if the last READ or WRITE access was to address N, the READ immediately following would ac- cess data from address N+1. If N=E (where E=8191), then the counter will ‘wrap around’ to address 0 and continue to clock out data. After the CAT24WC66 re- ceives its slave address information (with the R/ W bit set to one), it issues an acknowledge, then transmits the 8 bit byte requested. The master device does not send an acknowledge, but will generate a STOP condition. Selective/Random Read Selective/Random READ operations allow the Master device to select at random any memory location for a READ operation. The Master device first performs a ‘dummy’ write operation by sending the START condi- tion, slave address and byte addresses of the location it wishes to read. After CAT24WC66 acknowledges, the Master device sends the START condition and the slave address again, this time with the R/ W bit set to one. The CAT24WC66 then responds with its acknowledge and sends the 8-bit byte requested. The master device does not send an acknowledge but will generate a STOP condition. Sequential Read The Sequential READ operation can be initiated by either the Immediate Address READ or Selective READ operations. After the CAT24WC66 sends the initial 8-bit byte requested, the Master will respond with an ac- knowledge which tells the device it requires more data. The CAT24WC66 will continue to output an 8-bit byte for each acknowledge sent by the Master. The operation will terminate when the Master fails to respond with an acknowledge, thus sending the STOP condition. The data being transmitted from CAT24WC66 is output- ted sequentially with data from address N followed by data from address N+1. The READ operation address counter increments all of the CAT24WC66 address bits so that the entire memory array can be read during one operation. If more than E (where E=8191) bytes are read out, the counter will ‘wrap around’ and continue to clock out data bytes. Figure 8. Immediate Address Read Timing |
Similar Part No. - CAT24WC66LA-TE13 |
|
Similar Description - CAT24WC66LA-TE13 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |