Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X4285S8I-4.5A Datasheet(PDF) 9 Page - Intersil Corporation

Part # X4285S8I-4.5A
Description  CPU Supervisor with 128K EEPROM
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X4285S8I-4.5A Datasheet(HTML) 9 Page - Intersil Corporation

Back Button X4285S8I-4.5A Datasheet HTML 5Page - Intersil Corporation X4285S8I-4.5A Datasheet HTML 6Page - Intersil Corporation X4285S8I-4.5A Datasheet HTML 7Page - Intersil Corporation X4285S8I-4.5A Datasheet HTML 8Page - Intersil Corporation X4285S8I-4.5A Datasheet HTML 9Page - Intersil Corporation X4285S8I-4.5A Datasheet HTML 10Page - Intersil Corporation X4285S8I-4.5A Datasheet HTML 11Page - Intersil Corporation X4285S8I-4.5A Datasheet HTML 12Page - Intersil Corporation X4285S8I-4.5A Datasheet HTML 13Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 21 page
background image
9
FN8121.0
March 29, 2005
Serial Write Operations
BYTE WRITE
For a write operation, the device requires the Slave
Address Byte and a Word Address Byte. This gives the
master access to any one of the words in the array.
After receipt of the Word Address Byte, the device
responds with an acknowledge, and awaits the next
eight bits of data. After receiving the 8 bits of the Data
Byte, the device again responds with an acknowledge.
The master then terminates the transfer by generating a
stop condition, at which time the device begins the inter-
nal write cycle to the nonvolatile memory. During this
internal write cycle, the device inputs are disabled, so the
device will not respond to any requests from the master.
The SDA output is at high impedance. See Figure 8.
Figure 8. Byte Write Sequence
A write to a protected block of memory will suppress
the acknowledge bit.
Page Write
The device is capable of a page write operation. It is
initiated in the same manner as the byte write opera-
tion; but instead of terminating the write cycle after the
first data byte is transferred, the master can transmit
an unlimited number of 8-bit bytes. After the receipt of
each byte, the device will respond with an acknowl-
edge, and the address is internally incremented by
one. The page address remains constant. When the
counter reaches the end of the page, it “rolls over” and
goes back to ‘0’ on the same page. This means that
the master can write 64 bytes to the page starting at
any location on that page. If the master begins writing
at location 60, and loads 12 bytes, then the first 4
bytes are written to locations 60 through 63, and the
last 8 bytes are written to locations 0 through 7. After-
wards, the address counter would point to location 8 of
the page that was just written. If the master supplies
more than 64 bytes of data, then new data over-writes
the previous data, one byte at a time.
Figure 9. Page Write Operation
S
t
a
r
t
S
t
o
p
Slave
Address
Word Address
Byte 0
Data
A
C
K
A
C
K
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
0
Word Address
Byte 1
A
C
K
0
1
0
1
S
t
a
r
t
S
t
o
p
Slave
Address
Word Address
Byte 1
Data
(n)
A
C
K
A
C
K
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
0
Data
(1)
A
C
K
(1 < n < 64)
Word Address
Byte 0
A
C
K
1
0
10
X4283, X4285


Similar Part No. - X4285S8I-4.5A

ManufacturerPart #DatasheetDescription
logo
Xicor Inc.
X4285S8I-4.5A XICOR-X4285S8I-4.5A Datasheet
412Kb / 22P
   CPU Supervisor with 128K EEPROM
More results

Similar Description - X4285S8I-4.5A

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X4283 INTERSIL-X4283_06 Datasheet
344Kb / 22P
   CPU Supervisor with 128K EEPROM
logo
Xicor Inc.
X4283 XICOR-X4283 Datasheet
412Kb / 22P
   CPU Supervisor with 128K EEPROM
logo
Renesas Technology Corp
X4283 RENESAS-X4283 Datasheet
881Kb / 22P
   128K, 16K x 8 Bit CPU Supervisor with 128K EEPROM
May 23, 2006
logo
Intersil Corporation
X4323 INTERSIL-X4323_06 Datasheet
342Kb / 22P
   CPU Supervisor with 32k EEPROM
X4163 INTERSIL-X4163_06 Datasheet
352Kb / 22P
   CPU Supervisor with 16K EEPROM
X4163 INTERSIL-X4163 Datasheet
333Kb / 21P
   CPU Supervisor with 16K EEPROM
X4043-45 INTERSIL-X4043-45 Datasheet
420Kb / 24P
   CPU Supervisor with 4kbit EEPROM
December 9, 2015
logo
Xicor Inc.
X4643 XICOR-X4643 Datasheet
408Kb / 22P
   CPU Supervisor with 64K EEPROM
logo
Intersil Corporation
X4043 INTERSIL-X4043_06 Datasheet
371Kb / 24P
   CPU Supervisor with 4kbit EEPROM
X4043 INTERSIL-X4043 Datasheet
373Kb / 24P
   CPU Supervisor with 4kbit EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com