X9252TV24I-2.7 datasheet(9/19 Pages) INTERSIL

Part #	X9252TV24I-2.7

Description	Low Power Quad 256-Tap 2-Wire Bus Up/Down Interface

Download	19 Pages

Scroll/Zoom	100%

Manufacturer	INTERSIL [Intersil Corporation]

Direct Link	http://www.intersil.com/cda/home

Logo

9 / 19 page

9

FN8167.1

September 14, 2005

Up/Down Interface Operation

The SCL, U/D, CS, DS0 and DS1 inputs control the

movement of the wiper along the resistor array. With CS set

LOW the device is selected and enabled to respond to the

U/D and SCL inputs. HIGH to LOW transitions on SCL will

increment or decrement (depending on the state of the U/D

input) a wiper counter register selected by DS0 and DS1.

The output of this counter is decoded to select one of 256

wiper positions along the resistor array.

The value of the counter is stored in nonvolatile Data

Registers DRi0 whenever CS transitions HIGH while the

SCL and WP inputs are HIGH. “i” indicates the DCP number

selected with pins DS1 and DS0. During a “Store” operation

bits DRSel1 and DRSel0 in the Status Register must be both

“0”, which is their power up default value. Other

combinations are reserved and must not be used.

The system may select the X9252, move the wiper, and

deselect the device without having to store the latest wiper

position in nonvolatile memory. After the wiper movement is

performed as described above and once the new position is

reached, the system must keep SCL LOW while taking CS

HIGH. The new wiper position will be maintained until

changed by the system or until a power-down/up cycle

recalled the previously stored data.

This procedure allows the system to always power-up to a

preset value stored in nonvolatile memory; then during

system operation minor adjustments could be made. The

adjustments might be based on user preference, system

parameter changes due to temperate drift, etc.

The state of U/D may be changed while CS remains LOW.

This allows the host system to enable the device and then

move the wiper up and down until the proper trim is attained.

The 2-wire interface is disabled while CS remains LOW.

Mode Selection for Up/Down Control

2-Wire Serial Interface

Protocol Overview

The device supports a bidirectional bus oriented protocol.

The protocol defines any device that sends data onto the

bus as a transmitter, and the receiving device as the

receiver. The device controlling the transfer is called the

master and the device being controlled is called the slave.

The master always initiates data transfers, and provides the

clock for both transmit and receive operations. The X9252

operates as a slave in all applications.

All 2-wire interface operations must begin with a START,

followed by a Slave Address byte. The Slave Address

selects the X9252, and specifies if a Read or Write operation

is to be performed.

All Communication over the 2-wire interface is conducted by

sending the MSB of each byte of data first.

Serial Clock and Data

Data states on the SDA line can change only while SCL is

LOW. SDA state changes while SCL is HIGH are reserved

for indicating START and STOP conditions (See Figure 2).

On power up of the X9252, the SDA pin is in the input mode.

Serial Start Condition

All commands are preceded by the START condition, which

is a HIGH to LOW transition of SDA while SCL is HIGH. The

device continuously monitors the SDA and SCL lines for the

START condition and does not respond to any command

until this condition has been met (See Figure 2).

Serial Stop Condition

All communications must be terminated by a STOP

condition, which is a LOW to HIGH transition of SDA while

SCL is HIGH. The STOP condition is also used to place the

device into the Standby power mode after a read sequence.

A STOP condition can only be issued after the transmitting

device has released the bus (See Figure 2).

TABLE 1. DCP SELECTION FOR UP/DOWN CONTROL

DS1

DS0

SELECTED DCP

00

DCP0

01

DCP1

10

DCP2

11

DCP3

CS

SCL

U/D

MODE

L

H

Wiper Up

L

Wiper Down

H

X

Store Wiper Position to nonvolatile

memory if WP pin is high. No store,

return to standby, if WP pin is low.

H

X

Standby

L

X

No Store, Return to Standby

L

H

Wiper Up (not recommended)

L

Wiper Down

(not recommended)

X9252

Similar Part No. - X9252TV24I-2.7

Manufacturer	Part #	Datasheet	Description
Xicor Inc.	X9252TV24I-2.7	126Kb / 21P	Quad Digitally-Controlled (XDCP) potentiometer

More results

Similar Description - X9252TV24I-2.7

Manufacturer	Part #	Datasheet	Description
Renesas Technology Corp	X9252	800Kb / 19P	Low Power Quad 256-tap 2-Wire Bus Up/Down Interface Quad Digitally-Controlled (XDCP?? Potentiometer
Intersil Corporation	X9268	368Kb / 24P	Dual Supply/Low Power/256-Tap/2-Wire Bus
Intersil Corporation	X9259	364Kb / 21P	Single Supply/Low Power/256-Tap/2-Wire bus
Renesas Technology Corp	X9279	403Kb / 18P	Single Supply/Low Power/256-Tap/2-Wire Bus September 23, 2009
Intersil Corporation	X9269	367Kb / 24P	Single Supply/Low Power/256-Tap/2-Wire Bus
Intersil Corporation	X9279	364Kb / 22P	Single Supply/Low Power/256-Tap/2-Wire Bus
Maxim Integrated Produc...	MAX5450	607Kb / 12P	Dual, 256-Tap, Up/Down Interface, Digital Potentiometers 19-1997; Rev 0; 4/01
Intersil Corporation	X9259US24Z	431Kb / 21P	Single Supply/Low Power/256-Tap/2-Wire Bus Quad Digitally-Controlled (XDCP) Potentiometers December 12, 2014
Renesas Technology Corp	X9259	866Kb / 21P	Single Supply/Low Power/256-Tap/2-Wire Bus Quad Digitally-Controlled (XDCP?? Potentiometers
Renesas Technology Corp	X9268	850Kb / 22P	Dual Supply/Low Power/256-Tap/2-Wire Bus Dual Digitally-Controlled (XDCP?? Potentiometers

More results

X9252TV24I-2.7 Datasheet(PDF) 9 Page - Intersil Corporation

X9252TV24I-2.7 Datasheet(HTML) 9 Page - Intersil Corporation

Similar Part No. - X9252TV24I-2.7

Similar Description - X9252TV24I-2.7

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

Datasheet Download

Link URL