Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X40231S169-B Datasheet(PDF) 8 Page - Intersil Corporation

Part # X40231S169-B
Description  Triple Voltage Monitors, POR, 2 kbit EEPROM MEMORY, and Single/Dual DCP
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X40231S169-B Datasheet(HTML) 8 Page - Intersil Corporation

Back Button X40231S169-B Datasheet HTML 4Page - Intersil Corporation X40231S169-B Datasheet HTML 5Page - Intersil Corporation X40231S169-B Datasheet HTML 6Page - Intersil Corporation X40231S169-B Datasheet HTML 7Page - Intersil Corporation X40231S169-B Datasheet HTML 8Page - Intersil Corporation X40231S169-B Datasheet HTML 9Page - Intersil Corporation X40231S169-B Datasheet HTML 10Page - Intersil Corporation X40231S169-B Datasheet HTML 11Page - Intersil Corporation X40231S169-B Datasheet HTML 12Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 36 page
background image
8
FN8115.0
April 11, 2005
DETAILED DEVICE DESCRIPTION
The X4023x combines One or Two Intersil Digitally
Controlled
Potentiometer
(XDCP)
devices,
VCC
power-on reset control, VCC low voltage reset control,
two supplementary voltage monitors with independent
outputs, and integrated EEPROM with Block Lock™
protection, in one package. The integrated functional-
ity of the X4023x lowers system cost, increases reli-
ability, and reduces board space requirements.
DCPs allow for the “set-and-forget” adjustment during
production test or in-system updating via the industry
standard 2-wire interface.
Applying voltage to VCC activates the Power-on Reset
circuit which sets the RESET output HIGH, until the
supply voltage stabilizes for a period of time (50-300
msec selectable via software). The RESET output then
goes LOW. The Low Voltage Reset circuit sets the
RESET output HIGH when VCC falls below the mini-
mum VCC trip point. RESET remains HIGH until VCC
returns to proper operating level and stabilizes for a
period of time (tPURST). A Manual Reset (MR) input
allows the user to externally activate the RESET output.
Two supplementary Voltage Monitor circuits, V2MON
and V3MON, continuously compare their inputs to
individual trip voltages (independent on-chip voltage
references factory set and user programmable). When
an input voltage exceeds it’s associated trip level, the
corresponding output (V3FAIL, V2FAIL) goes HIGH.
When the input voltage becomes lower than it’s asso-
ciated trip level, the corresponding output is driven
LOW. A corresponding binary representation of the
two monitor circuit outputs (V2FAIL and V3FAIL) are
also stored in latched, volatile (CR) register bits. The
status of these two monitor outputs can be read out via
the 2-wire serial port. The bits will remain SET, even
after
the
alarm
condition
is
removed,
allowing
advanced recovery algorithms to be implemented.
Intersil’s unique circuits allow for all internal trip voltages
to be individually programmed with high accuracy,
either by Intersil at final test or by the user during their
production process. Some distributors offer VTRIP
reprogramming as a value added service. This gives
the designer great flexibility in changing system param-
eters, either at the time of manufacture, or in the field.
The memory portion of the device is a CMOS serial
EEPROM array with Intersil’s Block LockTM protection.
This memory may be used to store module manufactur-
ing data, serial numbers, or various other system
parameters. The EEPROM array is internally organized
as x 8, and utilizes Intersil’s proprietary Direct WriteTM
cells providing a minimum endurance of 1,000,000
cycles and a minimum data retention of 100 years.
The device features a 2-Wire interface.
PRINCIPLES OF OPERATION
SERIAL INTERFACE
Serial Interface Conventions
The device supports a bidirectional bus oriented proto-
col. The protocol defines any device that sends data
onto the bus as a transmitter, and the receiving device
as the receiver. The device controlling the transfer is
called the master and the device being controlled is
called the slave. The master always initiates data
transfers, and provides the clock for both transmit and
receive operations. The X4023x operates as a slave in
all applications.
Serial Clock and Data
Data states on the SDA line can change only while
SCL is LOW (see Figure 1). SDA state changes while
SCL is HIGH are reserved for indicating START and
STOP conditions. See Figure 1. On power-up of the
X4023x, the SDA pin is in the input mode.
SCL
SDA
Data Stable
Data Change
Data Stable
Figure 1.
Valid Data Changes on the SDA Bus
X40231, X40233, X40235, X40237, X40239


Similar Part No. - X40231S169-B

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
X40231S16I-A RENESAS-X40231S16I-A Datasheet
1Mb / 36P
   Integrated System Management IC Triple Voltage Monitors, POR, 2 kbit EEPROM Memory, and Single/Dual DCP
April 11, 2005
X40231S16I-B RENESAS-X40231S16I-B Datasheet
1Mb / 36P
   Integrated System Management IC Triple Voltage Monitors, POR, 2 kbit EEPROM Memory, and Single/Dual DCP
April 11, 2005
More results

Similar Description - X40231S169-B

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
X40231 RENESAS-X40231 Datasheet
1Mb / 36P
   Integrated System Management IC Triple Voltage Monitors, POR, 2 kbit EEPROM Memory, and Single/Dual DCP
April 11, 2005
logo
Intersil Corporation
X9520 INTERSIL-X9520_06 Datasheet
576Kb / 30P
   Triple DCP, POR, 2kbit EEPROM Memory, Dual Voltage Monitors
X9520 INTERSIL-X9520 Datasheet
561Kb / 33P
   Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors
X9520 INTERSIL-X9520_07 Datasheet
465Kb / 29P
   Triple DCP, POR, 2kbit EEPROM Memory, Dual Voltage Monitors
X9522 INTERSIL-X9522_06 Datasheet
375Kb / 27P
   Triple DCP, Dual Voltage Monitors
logo
Renesas Technology Corp
X9520 RENESAS-X9520 Datasheet
1Mb / 29P
   Fiber Channel/Gigabit Ethernet Laser Diode Control for Fiber Optic Modules Triple DCP, POR, 2kbit EEPROM Memory, Dual Voltage Monitors
logo
Intersil Corporation
X9525 INTERSIL-X9525_06 Datasheet
366Kb / 24P
   Dual DCP, EEPROM Memory
logo
Xicor Inc.
X9521 XICOR-X9521 Datasheet
434Kb / 26P
   Dual DCP, EEPROM Memory
logo
Intersil Corporation
X9521 INTERSIL-X9521_06 Datasheet
360Kb / 24P
   Dual DCP, EEPROM Memory
logo
Renesas Technology Corp
X9523 RENESAS-X9523 Datasheet
1Mb / 29P
   Laser Diode Control for Fiber Optic Modules Dual DCP, POR, Dual Voltage Monitors
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com