Electronic Components Datasheet Search |
|
A3950 Datasheet(PDF) 2 Page - Allegro MicroSystems |
|
A3950 Datasheet(HTML) 2 Page - Allegro MicroSystems |
2 / 9 page A3950DS 2 Worcester, Massachusetts 01615-0036 (508) 853-5000 115 Northeast Cutoff, Box 15036 www.allegromicro.com Allegro MicroSystems, Inc. A3950 DMOS Full-Bridge Motor Driver Functional Block Diagram UVLO STB STG TSD Warning VBB OUTA OUTB SENSE Low-Side Gate Supply Charge Pump Motor Lead Protection Pad Control Logic Bias Supply GND GND SLEEP NFAULT PHASE ENABLE MODE VREG 22 µF 25 V 0.1 µF 0.1 µF 0.1 µF 100 µF OUTA VBB VCP Load Supply CP2 CP1 OUTB SENSE RSENSE Control Logic Table1 Pin Function PHASE ENABLE MODE SLEEP OUTA OUTB 1 1 X 1 H L Forward 0 1 X 1 L H Reverse X 0 1 1 L L Brake (slow decay) 1001 L H Fast Decay Synchronous Rectification2 0001 H L Fast Decay Synchronous Rectification2 XXX 0 Z Z Sleep Mode 1X iindicates “don’t care,” Z indicates high impedence. 2 To prevent reversal of current during fast decay synchronous rectification, outputs go to the high impedance state as the current approaches 0 A. Preliminary Data Sheet Subject to Change without Notice November 4, 2005 |
Similar Part No. - A3950 |
|
Similar Description - A3950 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |