7

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without

notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and

reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result

from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

EL7243 Macromodel

* EL7243 Macromodel

* Revision A, January 1996

* Connections

Gnd

*

|

Inp+

*

|

|

Inp-

*

|

|

|

out

*

|

|

|

|

.subckt M7243

1

2

3

8

10

V1 12 1 1.6

R1 13 15 1k

R2 14 15 5k

R5 11 12 100

C1 15 1 43.3pF

D1 14 13 dmod

X1 13 11 2 1 comp1

X2 16 12 15 1 comp1

V2 22 1 1.6

R6 23 25 1K

R7 24 25 5K

R8 21 22 100

C2 25 1 43.3pF

D2 24 23 dmod

X3 23 21 3 1 comp1

X4 26 25 22 1 comp1

X5 16 26 17 1 And-gate

sp 10 8 17 1 spmod

sn 8 1 17 1 snmod

g1 11 1 13 1 938u

g2 21 1 23 1 938u

.model dmod d

.model spmod vswitch ron=3 roff=2meg von=1 voff=1.5

.model snmod vswitch ron=4 roff=2meg von=3 voff=2

.ends M7243

* AND Gate Subcircuit*

.subckt And-gate inp1 inp2 out-AS Vss-A

el out-A Vss-A table {v(inp1)*v(inp2)} = (0, 3.2) (3.2, 0)

Rout-a out-a vss-a 10 meg

rinpa inp1 vss-a 10 meg

rinpb inp2 vss-a 10 meg

.ends and-gate

* Comparator Subcircuit *

.subckt comp1 out inp inm vss

el out vss table {(v(inp)-v(inm))*5000} = (0,0) (3.2, 3.2)

Rout out vss 10meg

Rinp inp vss 10meg

Rinm inm vss 10meg

.ends omp1

EL7243