Electronic Components Datasheet Search |
|
ISL1208IB8-TK Datasheet(PDF) 4 Page - Intersil Corporation |
|
ISL1208IB8-TK Datasheet(HTML) 4 Page - Intersil Corporation |
4 / 21 page 4 FN8085.3 July 29, 2005 Cpin SDA and SCL pin capacitance TA = 25°C, f = 1MHz, VDD = 5V, VIN =0V, VOUT = 0V 10 pF fSCL SCL frequency 400 kHz tIN Pulse width suppression time at SDA and SCL inputs Any pulse narrower than the max spec is suppressed. 50 ns tAA SCL falling edge to SDA output data valid SCL falling edge crossing 30% of VDD, until SDA exits the 30% to 70% of VDD window. 900 ns tBUF Time the bus must be free before the start of a new transmission SDA crossing 70% of VDD during a STOP condition, to SDA crossing 70% of VDD during the following START condition. 1300 ns tLOW Clock LOW time Measured at the 30% of VDD crossing. 1300 ns tHIGH Clock HIGH time Measured at the 70% of VDD crossing. 600 ns tSU:STA START condition setup time SCL rising edge to SDA falling edge. Both crossing 70% of VDD. 600 ns tHD:STA START condition hold time From SDA falling edge crossing 30% of VDD to SCL falling edge crossing 70% of VDD. 600 ns tSU:DAT Input data setup time From SDA exiting the 30% to 70% of VDD window, to SCL rising edge crossing 30% of VDD 100 ns tHD:DAT Input data hold time From SCL falling edge crossing 30% of VDD to SDA entering the 30% to 70% of VDD window. 0 900 ns tSU:STO STOP condition setup time From SCL rising edge crossing 70% of VDD, to SDA rising edge crossing 30% of VDD. 600 ns tHD:STO STOP condition hold time From SDA rising edge to SCL falling edge. Both crossing 70% of VDD. 600 ns tDH Output data hold time From SCL falling edge crossing 30% of VDD, until SDA enters the 30% to 70% of VDD window. 0ns tR SDA and SCL rise time From 30% to 70% of VDD 20 + 0.1 x Cb 300 ns tF SDA and SCL fall time From 70% to 30% of VDD 20 + 0.1 x Cb 300 ns Cb Capacitive loading of SDA or SCL Total on-chip and off-chip 10 400 pF Rpu SDA and SCL bus pull-up resistor off- chip Maximum is determined by tR and tF. For Cb = 400pF, max is about 2~2.5k Ω. For Cb = 40pF, max is about 15~20k Ω 1k Ω NOTES: 1. IRQ & FOUT Inactive. 2. LPMODE = 0 (default). 3. In order to ensure proper timekeeping, the VDD SR- specification must be followed. 4. Typical values are for T = 25°C and 3.3V supply voltage. Serial Interface Specifications Over the recommended operating conditions unless otherwise specified. (Continued) SYMBOL PARAMETER TEST CONDITIONS MIN TYP (Note 4) MAX UNITS NOTES ISL1208 |
Similar Part No. - ISL1208IB8-TK |
|
Similar Description - ISL1208IB8-TK |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |