White Microelectronics • (602) 437-1520 • www.whiteedc.com
4
1
WS128K32V-XXX
128Kx32 3.3V SRAM MULTICHIP PACKAGE PRELIMINARY*
s 3.3 Volt Power Supply
s Low Power CMOS
s TTL Compatible Inputs and Outputs
s Built-in Decoupling Caps and Multiple Ground Pins for Low
Noise Operation
s Weight
WS128K32V-XG2TX - 8 grams typical
WS128K32V-XG1UX - 5 grams typical
WS128K32V-XH1X - 13 grams typical
*
This data sheet describes a product that is not fully qualified or
characterized and is subject ot change without notice.
** Commercial and Industrial temperature ranges only.
FEATURES
s Access Times of 15**, 17, 20, 25, 35ns
s Low Voltage Operation
s Packaging
• 66-pin, PGA Type, 1.075 inch square Hermetic Ceramic
HIP (Package 400)
• 68 lead, Hermetic CQFP (G2T), 22.4mm (0.880 inch) square
(Package 509), 4.57mm (0.180 inch) high. Designed to fit
JEDEC 68 lead 0.990" CQFJ footprint (Fig. 2)
• 68 lead, Hermetic CQFP (G1U), 23.8mm (0.940 inch)
square (Package 509), 3.56mm (0.140 inch) high.
s Organized as 128Kx32; User Configurable as 256Kx16 or
512Kx8
s Commercial, Industrial and Military Temperature Ranges
FIG. 1
PIN CONFIGURATION FOR WS128K32NV-XH1X
PIN DESCRIPTION
I/O0-31
Data Inputs/Outputs
A0-16
Address Inputs
WE1-4
Write Enables
CS1-4
Chip Selects
OE
Output Enable
VCC
Power Supply
GND
Ground
NC
Not Connected
I/O8
I/O9
I/O10
A13
A14
A15
A16
NC
I/O0
I/O1
I/O2
WE2
CS2
GND
I/O11
A10
A11
A12
VCC
CS1
NC
I/O3
I/O15
I/O14
I/O13
I/O12
OE
NC
WE1
I/O7
I/O6
I/O5
I/O4
I/O24
I/O25
I/O26
A6
A7
NC
A8
A9
I/O16
I/O17
I/O18
VCC
CS4
WE4
I/O27
A3
A4
A5
WE3
CS3
GND
I/O19
I/O31
I/O30
I/O29
I/O28
A0
A1
A2
I/O23
I/O22
I/O21
I/O20
11
22
33
44
55
66
1
12
23
34
45
56
TOP VIEW
BLOCK DIAGRAM
128K x 8
8
I/O 0-7
CS1
128K x 8
8
I/O 8-15
2
128K x 8
8
I/O 16-23
3
128K x 8
8
I/O 24-31
4
A 0-16
OE
WE
CS
WE
CS
WE
CS
WE
12
3
4
April 2001 Rev. 2