Electronic Components Datasheet Search |
|
TLE75602-ESD Datasheet(PDF) 42 Page - Infineon Technologies AG |
|
TLE75602-ESD Datasheet(HTML) 42 Page - Infineon Technologies AG |
42 / 70 page Datasheet 42 Rev. 1.0 2017-11-23 TLE75602-ESD SPIDER+ 12V Protection Functions be switched ON after clearing the protection latch by setting the corresponding HWCR_OCL.OUTn bit to “1”. This bit is set back to “0” internally after de-latching the channel. 8.3 Over Temperature and Over Load Protection in Limp Home mode When TLE75602-ESD is in Limp Home mode, channels 2 and 3 can be switched ON using the input pins. In case of Over Load, Short Circuit or Over Temperature the channels switch OFF. If the input pins remain “high”, the channels restart with the following timings: • 10 ms (first 8 retries) •20 ms (following 8 retries) •40 ms (following 8 retries) • 80 ms (as long as the input pin remains “high” and the error is still present) If at any time the input pin is set to “low” for longer than 2*tSYNC, the restart timer is reset. At the next channel activation while in Limp Home mode the timer starts from 10 ms again. See Figure 21 for details. Over Load current thresholds behave as described in Chapter 8.1. Figure 21 Restart timer in Limp Home mode 8.4 Reverse Polarity Protection In Reverse Polarity (also known as Reverse Battery) condition, power dissipation is caused by the intrinsic body diode of each DMOS channel (for Low-Side channels and for auto-configurable channels used as Low- Side switches), while auto-configurable channels used as High-Side switches have Reversave™ functionality. Each ESD diode of the logic and supply pins contributes to total power dissipation. Channels with Reversave™ functionality are switched ON almost with the same RDS(ON) (see parameter RDS(REV)). The reverse current through the channels has to be limited by the connected loads. The current through digital power supply VDD and input pins has to be limited as well (please refer to the Absolute Maximum Ratings listed on Chapter 4.1). Note: No protection mechanism like temperature protection or current limitation is active during reverse polarity. 8.5 Over Voltage Protection In the case of supply voltages between VS(SC) and VS(LD) the output transistors are still operational and follow the input pins or the OUT register. In addition to the output clamp for inductive loads as described in Chapter 7.1.2, there is a clamp mechanism available for over voltage protection for the logic and all channels, monitoring the voltage between VS and GND pins (VS(AZ)). IN0 IN1 IL2 I L3 t t LHrestart.emf tRETRY0(LH) 10 ms 01 8 tRETRY1(LH) 20 ms 1 8 tRETRY2(LH) 40 ms 1 8 tRETRY3(LH) 80 ms tRETRY0(LH) 10 ms 01 |
Similar Part No. - TLE75602-ESD |
|
Similar Description - TLE75602-ESD |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |