Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

A42MX36-1BG100M Datasheet(PDF) 10 Page - List of Unclassifed Manufacturers

Part # A42MX36-1BG100M
Description  40MX and 42MX FPGA Families
Download  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

A42MX36-1BG100M Datasheet(HTML) 10 Page - List of Unclassifed Manufacturers

Back Button A42MX36-1BG100M Datasheet HTML 6Page - List of Unclassifed Manufacturers A42MX36-1BG100M Datasheet HTML 7Page - List of Unclassifed Manufacturers A42MX36-1BG100M Datasheet HTML 8Page - List of Unclassifed Manufacturers A42MX36-1BG100M Datasheet HTML 9Page - List of Unclassifed Manufacturers A42MX36-1BG100M Datasheet HTML 10Page - List of Unclassifed Manufacturers A42MX36-1BG100M Datasheet HTML 11Page - List of Unclassifed Manufacturers A42MX36-1BG100M Datasheet HTML 12Page - List of Unclassifed Manufacturers A42MX36-1BG100M Datasheet HTML 13Page - List of Unclassifed Manufacturers A42MX36-1BG100M Datasheet HTML 14Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 123 page
background image
40MX and 42MX FPGA Families
1- 4
v6.0
Routing Structure
The MX architecture uses vertical and horizontal routing
tracks to interconnect the various logic and I/O modules.
These routing tracks are metal interconnects that may be
continuous or split into segments. Varying segment
lengths allow the interconnect of over 90% of design
tracks to occur with only two antifuse connections.
Segments can be joined together at the ends using
antifuses to increase their lengths up to the full length of
the track. All interconnects can be accomplished with a
maximum of four antifuses.
Horizontal Routing
Horizontal routing tracks span the whole row length or
are divided into multiple segments and are located in
between the rows of modules. Any segment that spans
more than one-third of the row length is considered a
long horizontal segment. A typical channel is shown in
Figure 1-6. Within horizontal routing, dedicated routing
tracks are used for global clock networks and for power
and ground tie-off tracks. Non-dedicated tracks are used
for signal nets.
Vertical Routing
Another set of routing tracks run vertically through the
module. There are three types of vertical tracks: input,
output, and long. Long tracks span the column length of
the module, and can be divided into multiple segments.
Each segment in an input track is dedicated to the input
of a particular module; each segment in an output track
is dedicated to the output of a particular module. Long
segments are uncommitted and can be assigned during
routing. Each output segment spans four channels (two
above and two below), except near the top and bottom
of the array, where edge effects occur. Long vertical
tracks contain either one or two segments. An example
of vertical routing tracks and segments is shown in
Figure 1-6.
Antifuse Structures
An antifuse is a "normally open" structure. The use of
antifuses to implement a programmable logic device
results in highly testable structures as well as efficient
programming algorithms. There are no pre-existing
connections; temporary connections can be made using
pass transistors. These temporary connections can isolate
individual antifuses to be programmed and individual
circuit structures to be tested, which can be done before
and after programming. For instance, all metal tracks can
be tested for continuity and shorts between adjacent
tracks, and the functionality of all logic modules can be
verified.
Clock Networks
The 40MX devices have one global clock distribution
network (CLK). A signal can be put on the CLK network
by being routed through the CLKBUF buffer.
In 42MX devices, there are two low-skew, high-fanout
clock distribution networks, referred to as CLKA and
CLKB. Each network has a clock module (CLKMOD) that
can select the source of the clock signal from any of the
following (Figure 1-7 on page 1-5):
Externally from the CLKA pad, using CLKBUF
buffer
Externally from the CLKB pad, using CLKBUF
buffer
Internally from the CLKINTA input, using CLKINT
buffer
Internally from the CLKINTB input, using CLKINT
buffer
The clock modules are located in the top row of I/O
modules. Clock drivers and a dedicated horizontal clock
track are located in each horizontal routing channel.
Clock input pads in both 40MX and 42MX devices can
also be used as normal I/Os, bypassing the clock
networks.
The A42MX36 device has four additional register control
resources, called quadrant clock networks (Figure 1-8 on
page 1-5). Each quadrant clock provides a local, high-
fanout resource to the contiguous logic modules within
its quadrant of the device. Quadrant clock signals can
originate from specific I/O pins or from the internal array
and can be used as a secondary register clock, register
clear, or output enable.
Figure 1-6 • MX Routing Structure
Segmented
Horizontal
Routing
Logic
Modules
Antifuses
Vertical Routing Tracks


Similar Part No. - A42MX36-1BG100M

ManufacturerPart #DatasheetDescription
logo
Actel Corporation
A42MX36-1BG100M ACTEL-A42MX36-1BG100M Datasheet
908Kb / 123P
   40MX and 42MX FPGA Families
logo
Microsemi Corporation
A42MX36-1BG100M MICROSEMI-A42MX36-1BG100M Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
A42MX36-1BG100M MICROSEMI-A42MX36-1BG100M Datasheet
2Mb / 173P
   40MX and 42MX FPGA
More results

Similar Description - A42MX36-1BG100M

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
A40MX04-PL84 MICROSEMI-A40MX04-PL84 Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
logo
Omron Electronics LLC
A42MX09-PLG84M OMRON-A42MX09-PLG84M Datasheet
7Mb / 143P
   40MX and 42MX FPGA Families
logo
Microsemi Corporation
A42MX24-PQ208I MICROSEMI-A42MX24-PQ208I Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
A40MX04-FPL68 MICROSEMI-A40MX04-FPL68 Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
A40MX04-PLG68 MICROSEMI-A40MX04-PLG68 Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
A42MX09-TQ176 MICROSEMI-A42MX09-TQ176 Datasheet
7Mb / 143P
   40MX and 42MX FPGA Families
A42MX09-FPL84 MICROSEMI-A42MX09-FPL84 Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
A42MX24-2PQ160 MICROSEMI-A42MX24-2PQ160 Datasheet
7Mb / 143P
   40MX and 42MX FPGA Families
A40MX04-PL44I MICROSEMI-A40MX04-PL44I Datasheet
7Mb / 143P
   40MX and 42MX FPGA Families
A40MX02-PL44 MICROSEMI-A40MX02-PL44 Datasheet
7Mb / 142P
   40MX and 42MX FPGA Families
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com