ADC12QS065EVAL datasheet(10/18 Pages) NSC

Part #	ADC12QS065EVAL

Description	Quad 12-Bit 65 MSPS A/D Converter with LVDS Serialized Outputs

Download	18 Pages

Scroll/Zoom	100%

Manufacturer	NSC [National Semiconductor (TI)]

Direct Link	http://www.national.com

Logo

10 / 18 page

Specification Definitions

APERTURE DELAY is the time after the rising edge of the

clock to when the input signal is acquired or held for conver-

sion.

APERTURE JITTER (APERTURE UNCERTAINTY) is the

variation in aperture delay from sample to sample. Aperture

jitter manifests itself as noise in the output.

CLOCK DUTY CYCLE is the ratio of the time during one

cycle that a repetitive digital waveform is high to the total

time of one period. The specification here refers to the ADC

clock input signal.

COMMON MODE VOLTAGE (V

CM) is the common d.c. volt-

age applied to both input terminals of the ADC.

CONVERSION LATENCY is the number of clock cycles

between initiation of conversion and when that data is pre-

sented to the output driver stage. Data for any given sample

is available at the output pins the Pipeline Delay plus the

Output Delay after the sample is taken. New data is available

at every clock cycle, but the data lags the conversion by the

pipeline delay.

CROSSTALK is coupling of energy from one channel into

the other channel.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of

the maximum deviation from the ideal step size of 1 LSB.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE

BITS) is another method of specifying Signal-to-Noise and

Distortion or SINAD. ENOB is defined as (SINAD - 1.76) /

6.02 and says that the converter is equivalent to a perfect

ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency

at which the reconstructed output fundamental drops 3 dB

below its low frequency value for a full scale input.

GAIN ERROR is the deviation from the ideal slope of the

transfer function. It can be calculated as:

Gain Error = Positive Full Scale Error − Negative Full

Scale Error

Gain Error can also be separated into Positive Gain Error

and Negative Gain Error, which are:

PGE = Positive Full Scale Error − Offset Error

NGE = Offset Error − Negative Full Scale Error

GAIN ERROR MATCHING is the difference in gain errors

between the two converters divided by the average gain of

the converters.

INTEGRAL NON LINEARITY (INL) is a measure of the

deviation of each individual code from a line drawn from

negative full scale (1⁄2 LSB below the first code transition)

through positive full scale (1⁄2 LSB above the last code

transition). The deviation of any given code from this straight

line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of

additional spectral components as a result of two sinusoidal

frequencies being applied to the ADC input at the same time.

It is defined as the ratio of the power in the intermodulation

products to the total power in the original frequencies. IMD is

usually expressed in dBFS.

LSB (LEAST SIGNIFICANT BIT) is the bit that has the

smallest value or weight of all bits. This value is V

REF/2

n,

where “n” is the ADC resolution in bits, which is 12 in the

case of the ADC12QS065.

MISSING CODES are those output codes that will never

appear at the ADC outputs. The ADC12QS065 is guaranteed

not to have any missing codes.

MSB (MOST SIGNIFICANT BIT) is the bit that has the

largest value or weight. Its value is one half of full scale.

NEGATIVE FULL SCALE ERROR is the difference between

the actual first code transition and its ideal value of 1⁄2 LSB

above negative full scale.

OFFSET ERROR is the difference between the two input

voltages [(V

IN+) – (VIN−)] required to cause a transition from

code 2047 to 2048.

OUTPUT DELAY is the time delay after the rising edge of

the clock before the data update is presented at the output

pins.

OVER RANGE RECOVERY TIME is the time required after

V

IN goes from a specified voltage out of the normal input

range to a specified voltage within the normal input range

and the converter makes a conversion with its rated accu-

racy.

PIPELINE DELAY (LATENCY) See CONVERSION LA-

TENCY.

POSITIVE FULL SCALE ERROR is the difference between

the actual last code transition and its ideal value of 11⁄2 LSB

below positive full scale.

POWER SUPPLY REJECTION RATIO (PSRR) is a mea-

sure of how well the ADC rejects a change in the power

supply voltage. For the ADC12QS065, PSRR1 is the ratio of

the change in Full-Scale Error that results from a change in

the d.c. power supply voltage, expressed in dB. PSRR2 is a

measure of how well an a.c. signal riding upon the power

supply is rejected at the output.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in

dB, of the rms value of the input signal to the rms value of the

sum of all other spectral components below one-half the

sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD)

Is the ratio, expressed in dB, of the rms value of the input

signal to the rms value of all of the other spectral compo-

nents below half the clock frequency, including harmonics

but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the differ-

ence, expressed in dB, between the rms values of the input

signal and the peak spurious signal, where a spurious signal

is any signal present in the output spectrum that is not

present at the input.

TOTAL HARMONIC DISTORTION (THD) is the ratio, ex-

pressed in dB, of the rms total of the first nine harmonic

levels at the output to the level of the fundamental at the

output. THD is calculated as

where f

1 is the RMS power of the fundamental (output)

frequency and f

2 through f10 are the RMS power of the first

9 harmonic frequencies in the output spectrum.

SECOND HARMONIC DISTORTION (2ND HARM) is the

difference expressed in dB, between the RMS power in the

input frequency at the output and the power in its 2nd

harmonic level at the output.

THIRD HARMONIC DISTORTION (3RD HARM) is the dif-

ference, expressed in dB, between the RMS power in the

input frequency at the output and the power in its 3rd har-

monic level at the output.

www.national.com

10

Similar Part No. - ADC12QS065EVAL

Manufacturer	Part #	Datasheet	Description
Texas Instruments	ADC12QS065	1Mb / 33P	[Old version datasheet] Quad 12-Bit 65 MSPS A/D Converter with LVDS Serialized Outputs
	ADC12QS065CISQ/NOPB	1Mb / 34P	[Old version datasheet] MSPS A/D Converter
	ADC12QS065	1Mb / 33P	[Old version datasheet] Quad 12-Bit 65 MSPS A/D Converter with LVDS Serialized Outputs
	ADC12QS065	1Mb / 34P	[Old version datasheet] MSPS A/D Converter

More results

Similar Description - ADC12QS065EVAL

Manufacturer	Part #	Datasheet	Description
Texas Instruments	ADC12QS065	1Mb / 33P	[Old version datasheet] Quad 12-Bit 65 MSPS A/D Converter with LVDS Serialized Outputs
Analog Devices	AD9229	471Kb / 15P	Quad 12-Bit, 50/65 MSPS Serial LVDS 3V A/D Converter Rev. PrF 10/06/2003
	AD9228	1Mb / 52P	Quad, 12-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter Rev. B
	AD9229-65EBZ	789Kb / 40P	Quad, 12-Bit, 50/65 MSPS, Serial, LVDS, 3 V A/D Converter REV. B
	AD9228	1Mb / 52P	Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter REV. 0
	AD9229	789Kb / 40P	Quad, 12-Bit, 50/65 MSPS, Serial, LVDS, 3 V A/D Converter REV. B
	AD9228	2Mb / 56P	Quad, 12-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter Rev. E
Intersil Corporation	HI5865	29Kb / 2P	12-Bit, 65 MSPS A/D Converter
Analog Devices	AD9289	1Mb / 16P	Quad 8-Bit, 65 MSPS Serial LVDS 3V A/D Converter Rev. PrJ 6/25/2004
Analog Devices	AD15452	340Kb / 16P	12-Bit 65 MSPS Quad A/D Converter with Integrated Signal Conditioning REV. 0

More results

ADC12QS065EVAL Datasheet(PDF) 10 Page - National Semiconductor (TI)

ADC12QS065EVAL Datasheet(HTML) 10 Page - National Semiconductor (TI)

Similar Part No. - ADC12QS065EVAL

Similar Description - ADC12QS065EVAL

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

Datasheet Download

Link URL