Electronic Components Datasheet Search |
|
PLL650-10 Datasheet(PDF) 2 Page - PhaseLink Corporation |
|
PLL650-10 Datasheet(HTML) 2 Page - PhaseLink Corporation |
2 / 5 page PRELIMINARY PLL650-10 Network LAN Clock for Gigabit Ethernet PIN DESCRIPTIONS Name Number Type Description XIN 1 I 25MHz fundamental crystal input (20pF CL parallel resonant). CL have been integrated into the chip. No external CL capacitor is required. XOUT 2 O Crystal connection pin. 125MHz 4,5 O 125MHz outputs. VDD 6,8 P 3.3V power supply GND 3,7 P Ground. 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 12/10/02 Page 2 |
Similar Part No. - PLL650-10 |
|
Similar Description - PLL650-10 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |