Electronic Components Datasheet Search |
|
SP8510KS Datasheet(PDF) 8 Page - Sipex Corporation |
|
SP8510KS Datasheet(HTML) 8 Page - Sipex Corporation |
8 / 12 page 50 The input resistance of the SP85XX Series is 6.3k Ω or 4.2KΩ (for the ±10V and ±5V ranges respectively). To avoid introducing distortion, the source resistance must be very low, or constant with signal level. The output impedance provided by most op amps is ideal. Pins 26 Digital Supply Voltage (V SD) and 27 Analog Supply Voltage (V SA) are brought out to separate pins to maximize accuracy on the chip. They should be connected together as close as possible to the unit. Pin 27 may be slightly more sensitive than pin 26 to supply variations, but to maintain maximum system accu- racy, both should be well–isolated from digital supplies with wide load variations. To limit the effects of digital switching elsewhere in a system on the analog performance of the system, it often makes sense to run a separate +5V supply conductor from the supply regulator to any analog components requiring +5V, including the SP85XX Series. If the SP85XX Series traces cannot be separated back to the power supply terminals, and therefore share the same trace as the logic supply currents, then a 10 Ohm isolating resistor should be used between the board supply and pin 24 (V DA) and its bypass capacitors, to keep V DA glitch–free. The VS pins (26 and 27) should be connected together and bypassed with a parallel combination of a 6.8 µF Tantalum capacitor and a 0.1 µF ceramic capacitor located close to the con- verter to obtain noise-free operation. (See Figure 1). Noise on the power supply lines can degrade converterperformance,especiallynoiseandspikes from a switching power supply. Appropriate sup- plies or filters must be used. TheGNDpins(5and16)arealsoseparatedinternally, and should be directly connected to a ground plane undertheconverter.Agroundplaneisusuallythebest solution for preserving dynamic performance and reducing noise coupling into sensitive converter cir- cuits. Where any compromises must be made, the common return of the analog input signal should be referenced to pin 5, AGND, on the SP85XX Series, which prevents any voltage drops that might occur in the power supply common returns from appearing in series with the input signal. Couplingbetweenanaloginputanddigitallinesshould be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common. If external full scale and offset potentiometers are used, the potentiometers and related resistors should be located as close to the SP85XX Series as possible. “Hot Socket” Precaution Two separate +5V V S pins, 26 and 27, are used to minimize noise caused by digital transients. If one pin is powered and the other is not, the SP85XX Figure 4. Acquisition and Conversion Timing R/C BUSY Converter Mode Acquisition Conversion Acquisition Conversion tAP Hold Time t C t DBC tB SYMBOL/PARAMETER MIN. TYP. MAX. UNITS t DBC BUSY delay from R/C 80 150 ns t B BUSY Low 2.5 2.7 µs SP8503 4.5 4.7 µs SP8505 9.5 9.7 µs SP8510 t AP Aperture Delay 13 ns ∆t AP Aperture Jitter 150 ps, rms t C Conversion Time 2.47 2.70 µs SP8503 4.47 4.70 µs SP8505 9.47 9.70 µs SP8510 |
Similar Part No. - SP8510KS |
|
Similar Description - SP8510KS |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |