Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

V53C1256162VAUS10I Datasheet(PDF) 11 Page - List of Unclassifed Manufacturers

Part # V53C1256162VAUS10I
Description  256Mbit MOBILE SDRAM 2.5 VOLT FBGA PACKAGE 16M X 16
Download  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

V53C1256162VAUS10I Datasheet(HTML) 11 Page - List of Unclassifed Manufacturers

Back Button V53C1256162VAUS10I Datasheet HTML 7Page - List of Unclassifed Manufacturers V53C1256162VAUS10I Datasheet HTML 8Page - List of Unclassifed Manufacturers V53C1256162VAUS10I Datasheet HTML 9Page - List of Unclassifed Manufacturers V53C1256162VAUS10I Datasheet HTML 10Page - List of Unclassifed Manufacturers V53C1256162VAUS10I Datasheet HTML 11Page - List of Unclassifed Manufacturers V53C1256162VAUS10I Datasheet HTML 12Page - List of Unclassifed Manufacturers V53C1256162VAUS10I Datasheet HTML 13Page - List of Unclassifed Manufacturers V53C1256162VAUS10I Datasheet HTML 14Page - List of Unclassifed Manufacturers V53C1256162VAUS10I Datasheet HTML 15Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 46 page
background image
ProMOS TECHNOLOGIES
V55C2256164VB
11
V55C2256164VB Rev. 1.0 April 2005
with Auto-Precharge function is initiated. The
SDRAM automatically enters the precharge opera-
tion a time delay equal to tWR (Write recovery time)
after the last data in.
Precharge Command
There is also a separate precharge command
available. When RAS and WE are low and CAS is
high at a clock timing, it triggers the precharge
operation. Three address bits, BA0, BA1 and A10
are used to define banks as shown in the following
list. The precharge command can be imposed one
clock before the last data out for CAS latency = 2,
two clocks before the last data out for CAS latency
= 3. Writes require a time delay twr from the last
data out to apply the precharge command.
Bank Selection by Address Bits:
Burst Termination
Once a burst read or write operation has been ini-
tiated, there are several methods in which to termi-
nate the
burst operation
prematurely.
These
methods include using another Read or Write Com-
mand to interrupt an existing burst operation, use a
Precharge Command to interrupt a burst cycle and
close the active bank, or using the Burst Stop Com-
mand to terminate the existing burst operation but
leave the bank open for future Read or Write Com-
mands to the same page of the active bank. When
interrupting a burst with another Read or Write
Command care must be taken to avoid I/O conten-
tion. The Burst Stop Command, however, has the
fewest restrictions making it the easiest method to
use when terminating a burst operation before it has
been completed. If a Burst Stop command is issued
during a burst write operation, then any residual
data from the burst write cycle will be ignored. Data
that is presented on the I/O pins before the Burst
Stop Command is registered will be written to the
memory.
A10
BA0
BA1
0
0
0
Bank 0
0
0
1
Bank 1
0
1
0
Bank 2
0
1
1
Bank 3
1X
X
all Banks
Recommended Operation and Characteristics
TA = 0 to 70 °C(Commercial)/-40 to 85 °C(Extended); VSS = 0 V; VCC= 2.5 V,VCCQ = 1.8V
Note:
1.
All voltages are referenced to VSS.
2.
VIH may overshoot to VCC + 0.8 V for pulse width of < 4ns with 2.5V. VIL may undershoot to -0.8 V for pulse width < 4.0 ns with
2.5V. Pulse width measured at 50% points with amplitude measured peak to DC reference.
Parameter
Symbol
Limit Values
Unit
Notes
min.
max.
Supply voltage
VCC
2.3
2.9
V
I/O Supply Voltage
VCCQ
1.65
2.9
V
1, 2
Input high voltage
VIH
0.8xVCCQ
Vcc+0.3
V
1, 2
Input low voltage
VIL
– 0.3
0.3
V
1, 2
Output high voltage (IOUT = – 4.0 mA)
VOH
VCCQ-0.2
V
Output low voltage (IOUT = 4.0 mA)
VOL
–0.4
V
Input leakage current, any input
(0 V < VIN < 3.6 V, all other inputs = 0 V)
II(L)
– 5
5
µA
Output leakage current
(DQ is disabled, 0 V < VOUT < VCC)
IO(L)
– 5
5
µA
Deep Power Down Mode
TheDeep Power Down mode is an unique functi
on with very low standby currents. All internal volat
ge generators inside the RAM are stopped and all
memory data is lost in this mode. To enter the Deep
Power Down mode all banks must be precharged.


Similar Part No. - V53C1256162VAUS10I

ManufacturerPart #DatasheetDescription
logo
Mosel Vitelic, Corp
V53C104 MOSEL-V53C104 Datasheet
1Mb / 19P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104A MOSEL-V53C104A Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104AK MOSEL-V53C104AK Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104AK-100 MOSEL-V53C104AK-100 Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104AK-100L MOSEL-V53C104AK-100L Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
More results

Similar Description - V53C1256162VAUS10I

ManufacturerPart #DatasheetDescription
logo
Emerging Memory & Logic...
EMD56164P EMLSI-EMD56164P Datasheet
770Kb / 45P
   256M: 16M x 16 Mobile DDR SDRAM
logo
Mosel Vitelic, Corp
V54C3256164VALT6 MOSEL-V54C3256164VALT6 Datasheet
838Kb / 52P
   256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
V54C3256 MOSEL-V54C3256 Datasheet
853Kb / 52P
   256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
V54C3256164VBUC MOSEL-V54C3256164VBUC Datasheet
651Kb / 45P
   LOW POWER 256Mbit SDRAM 3.3 VOLT, 54-BALL SOC BGA 54-PIN TSOPII 16M X 16
logo
Samsung semiconductor
K4S560432B SAMSUNG-K4S560432B Datasheet
130Kb / 11P
   256Mbit SDRAM 16M x 4bit x 4 Banks Synchronous DRAM LVTTL
K4S560432A SAMSUNG-K4S560432A Datasheet
127Kb / 10P
   256Mbit SDRAM 16M x 4bit x 4 Banks Synchronous DRAM LVTTL
logo
Mosel Vitelic, Corp
V826516K04S MOSEL-V826516K04S Datasheet
159Kb / 13P
   2.5 VOLT 16M x 64 HIGH PERFORMANCE UNBUFFERED DDR SDRAM MODULE
logo
Integrated Silicon Solu...
IS43LR32640A ISSI-IS43LR32640A Datasheet
1Mb / 43P
   16M x 32Bits x 4Banks Mobile DDR SDRAM
logo
Hynix Semiconductor
H5MS5122DFR HYNIX-H5MS5122DFR Datasheet
2Mb / 62P
   Mobile DDR SDRAM 512Mbit (16M x 32bit)
logo
Emerging Memory & Logic...
EMD12324PV EMLSI-EMD12324PV Datasheet
938Kb / 46P
   512M: 16M x 32 Mobile DDR SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com